A high-Q second-order all-pass delay network in CMOS
Loading...
Date
Authors
Osuch, Piotr Jan
Stander, Tinus
Journal Title
Journal ISSN
Volume Title
Publisher
Institute of Electrical and Electronics Engineers
Abstract
Analogue signal processing (ASP) is a promising alternative to DSP techniques in future telecommunication and data processing solutions. Second‐order all‐pass delay networks – the building blocks of ASPs – are currently primarily implemented in off‐chip planar media, which is unsuited for volume production. In this work, a novel on‐chip CMOS second‐order all‐pass network is proposed that includes a post‐production tuning mechanism. It is shown that automated tuning with a genetic local optimizer can compensate for CMOS process variation and parasitics, which make physical realization otherwise infeasible. Measurements indicate a post‐tuning bandwidth of 280 MHz, peak‐to‐nominal delay variation of 10 ns and magnitude variation of 3.1 dB. This is the first time that measurement results have been reported for an active inductorless on‐chip second‐order all‐pass network with a delay Q‐value larger than 1.
Description
Keywords
Analogue signal processing (ASP), Digital signal processing (DSP), Second‐order all‐pass delay networks, Novel on‐chip CMOS second‐order all‐pass network, Post‐production tuning mechanism, CMOS
Sustainable Development Goals
Citation
Osuch, P.J. & Stander, T. 2019, 'A high-Q second-order all-pass delay network in CMOS', IET Circuits Devices and Systems, vol. 13, no. 2, pp. 153-162..