Sagouo Minko, Flavien; Stander, Tinus
(Wiley, 2020-02)
Layout parasitics significantly impact the performance of mm‐wave microelectronic circuits. These effects may be estimated by including foundry‐qualified pcell interconnect models in schematic with or without additional ...