Current radar signal processors (RSPs) lack either
performance or flexibility. Custom soft-core processors exhibit
potential in high-performance signal processing applications,
yet remain relatively unexplored in research literature. In this
paper, we use an iterative design methodology to propose a novel
soft-core streaming processor architecture. The datapaths of this
architecture are arranged in a circular pattern, with multiple
operands simultaneously flowing between switching multiplexers
and functional units each cycle. By explicitly specifying
instruction-level parallelism and software pipelining, applications
can fully exploit the available computational resources. The
proposed architecture exceeds the clock cycle performance of
a commercial high-end digital signal processor (DSP) processor
by an average factor of 14 over a range of typical operating
parameters in an RSP application.
Current radar signal processor architectures lack either performance or flexibility in terms of ease of
modification and large design time overheads. Combinations of processors and FPGAs are typically
hard-wired together ...
The Discrete Element Method (DEM) simulation of charge motion in ball, semi-autogenous (SAG) and
autogenous mills has advanced to a stage where the effects of lifter design, power draft and product size
can be evaluated ...
Ledwaba, Lehlogonolo P.I.; Hancke, Gerhard P.; Venter, H.S. (Hein); Isaac, Sherrin J.(Institute of Electrical and Electronics Engineers, 2018)
In past years, cryptography has been considered a dif cult task to achieve on sensor nodes for
the Internet of Energy (IoE) owing to the resource-constrained nature of 8- and 16-bit microcontroller units
(MCUs). Previous ...