The effect of high temperatures on the electrical characteristics of 
Au/n-GaAs Schottky diodes

S. M. Tunhuma, F. D. Auret, M. J. Legodi and M. Diale*

Physics department, University of Pretoria, Pretoria 0002, South Africa

Abstract
In this study, the current–voltage ($I$–$V$) and capacitance–voltage ($C$–$V$) characteristics of 
Au/n-GaAs Schottky diodes have been measured over a wide temperature range, 80 – 480 K. The diodes were rectifying throughout the range and showed good thermal stability. Room temperature values for the ideality factor, $I$–$V$ barrier height and $C$–$V$ barrier height were found to be $n = 1.10$, $\phi_{IV} = 0.85$ eV and $\phi_{CV} = 0.96$ eV, respectively. $\phi_{IV}$ increases and $n$ decreases with an increase in temperature. We investigated the effect of elevated temperatures on the barrier height and ideality factor by measuring the diodes at a high temperature (annealing mode) then immediately afterwards measuring at room temperature (post annealing mode). The measurements indicate $I$–$V$ characteristics that degrade permanently above 300 K. Permanent changes to the $C$–$V$ characteristics were observed only above 400 K. We also noted a discrepancy in the $C$–$V$ barrier height and carrier concentration between 340 and 400 K, which we attribute to the influence of the EL2 defect (positioned 0.83 eV below the conduction band minima) on the free carrier density. Consequently, we were able to fit the $\phi_{CV}$ versus temperature curve into two regions with temperature coefficients $-6.9 \times 10^{-4}$ eV/K and $-2.2 \times 10^{-4}$ eV/K above and below 400 K.

- Corresponding author; M Diale; mmantsae.diale@up.ac.za; Tel:+27124204418
- Keywords: Barrier height, Annealing, DLTS, GaAs, EL2 defect.
1. Introduction

Gallium Arsenide is a very important direct bandgap semiconductor. At present it is used for many applications such as solar cells in space, sources and detectors in optical fibres and as microwave sources [1-3]. The high electron mobility and high carrier saturation velocity of the material makes it ideally suited for the fabrication of high frequency and low power devices [4]. Several opto-electronic devices have been implemented on it to date. These include multi junction photovoltaics, MOSFETs and low noise avalanche photodiodes [5, 6]. More often these devices require metallization, therefore in order to understand their electrical characteristics we use the simple metal semiconductor (MS) structure also known as the Schottky barrier diode [4].

The quality of a Schottky contact is notably determined by the quality of the interface between the deposited metal and the semiconductor surface [7]. In GaAs-based devices the performance has been experimentally shown to be affected to a greater extent by surface and interface defect density and also the series resistance [8]. According to Tung [9, 10] it can also be explained in the chemical bonding picture, where the diode characteristics depend on the atomic structure of the MS interface.

Several researchers have studied the electrical characteristics of Au/n-GaAs Schottky diodes and have reported a strong dependence of diode characteristics on temperature [4, 7, 8, 11-13]. Kim et al [14] studied the temperature dependence of Au/n-GaAs $I-V$ characteristics using a semi analytical model in the $83 – 323$ K temperature range. They reported that the variations in the characteristics with temperature were consistent with those of the energy band gap. Örzeli et al [12] explained the temperature dependence of the $I-V$ and $C-V$ characteristics at high temperatures ($280 – 415$ K) of Au/n-GaAs Schottky diodes.
using a Gaussian distribution of the Schottky barrier height. Similar experiments have been undertaken with samples exposed to and measured at the same high temperatures in other materials [15, 16]. It is also important to take note of any changes and modifications as they occur when the device is exposed to high temperatures during measurement or operation since diode electrical characteristics are sensitive to heat treatment [17]. The annealing behaviour of GaAs Schottky diodes has already been the subject of a number of investigations [18-21]. Changes brought about to the diode characteristics by thermal annealing have variously been attributed to solid-phase reactions, dispersion of native oxides and failure of diffusion barriers at the interface [21, 22].

However, most of these annealing studies were done systematically by exposing the diodes to high temperatures and then measuring them at room temperature. There is a need to compare the measurements done during annealing and post annealing. This is because, as the temperature increases, the diodes are annealed and interfacial reactions may ensue. After exposure to these high temperatures the devices may be operated at a different, and usually lower, temperature. Studying the behaviour of the devices during annealing and post annealing may yield insights important for packaging, temperature processing and safe temperature operating ranges for the GaAs devices.

In this study gold contacts were deposited on epitaxial n-GaAs. We investigated the effects of high temperatures by comparing the rectification properties and thermal stability of the MS contacts in two modes: during annealing and post annealing. The post annealing measurements were undertaken at 300 K. These 300 K measurements were designed to track any modification to the Au/GaAs system accompanying the annealing. We also considered and monitored the effects of the EL2 defect on the free carrier concentration and the
rectification properties of our samples using Laplace deep-level transient spectroscopy (L-DLTS).

2. Experimental details

MOCVD grown n-GaAs with a free carrier density of $1.4 \times 10^{15}$ cm$^{-3}$ and <100> orientation, supplied by Epi Materials Limited, was used. The wafers were first degreased by boiling in trichloroethylene for 5 minutes then in isopropanol for 3 minutes. They were then etched in a fresh solution of H$_2$O:H$_2$O$_2$:NH$_4$OH (100:1:3) for 60 seconds and rinsed in 18 M$\Omega$ cm deionised water. The second etching step involved removal of the native oxide layer by etching the samples in a fresh H$_2$O:HCl (1:1), followed by a rinse in deionised water then blow drying in compressed nitrogen gas. Au-Ge (88%:12%) ohmic contacts were evaporated on the back of the wafer in an Edwards 304 resistive coating unit pumped down to $4 \times 10^{-7}$ mbar. This was followed by thermal annealing at 450 °C for 3 minutes in flowing argon gas.

The wafers were cleaned again, repeating the degreasing, etching and oxide removal steps. This time, an ultrasonic bath was used instead of boiling. Immediately thereafter the samples were transferred into the vacuum system for Schottky metallization. Circular contacts of 0.6 mm diameter and 500 Angstrom thickness were resistively deposited on the epitaxial layer. Temperature dependent $I$–$V$ and $C$–$V$ characteristics were recorded in the 80 – 480 K range using a JANIS closed-cycle liquid helium cryostat, an HP4140B pico-ammeter and an HP4192A LF Impedance meter. A Lakeshore 332 temperature controller with a sensitivity of ± 0.1 K was used to control the temperature.
The $I$–$V$ and $C$–$V$ investigations were carried out in two modes: (1) during annealing, conducted at some elevated temperature in the 80 – 480 K range in 20 K steps, and (2) post annealing measurements, conducted at 300 K after the annealing described in (1). Once the correct annealing temperature was established, a further 5 minutes was allowed for the system to establish equilibrium. All the $C$–$V$ measurements were done at 1 MHz. Finally, Laplace deep-level transient spectroscopy (L-DLTS) measurements were carried out in a JANIS cryostat within the temperature range 80 – 480 K.

3. Results and discussion

Our post annealing data is limited to measurements done above 300 K as no significant changes were noted for thermal treatment below 300 K. Fig. 1 shows the semi-logarithmic plot of the forward bias $I$–$V$ characteristics of the Au/n-GaAs diodes obtained in the 80 – 480 K range in the annealing mode. The diodes are rectifying throughout the temperature range indicating good thermal stability. The data in Fig.1 was fitted satisfactorily in the linear regions of the curves using the pure thermionic emission model. No well-defined linear region is observed in the 400 K to 480 K curves. These results differ with the post annealing mode forward bias characteristics which were all fitted satisfactorily using the thermionic emission theory up to 480 K.
For pure thermionic emission, and for \( V > 3kT/q \) the relationship between the current \( I \) and the applied bias voltage \( V \) is given by:

\[
I = A A^* T^2 \exp\left(-\frac{q\phi_0}{kT}\right) \left[ \exp\left(\frac{q(V-I R_s)}{n k T}\right) - 1 \right]
\]  

(1)

where \( q \) is the electronic charge, \( k \) the Boltzmann constant, \( T \) the absolute temperature, \( R_s \) the series resistance, \( \phi_0(=\phi_{iV}) \) the zero-bias barrier height, \( A \) the diode area and \( A^*(=8.16 \text{ Acm}^{-2}\text{K}^{-2}) \) is the Richardson’s constant. The prefactor of the second exponential in equation (1) is the reverse saturation leakage current, \( I_S \). The ideality factor \( n \) is given by [23]:

\[
n = \frac{q}{kT} \left( \frac{dV}{d(ln I)} \right)
\]  

(2)

\( n \) is a measure of adherence to the pure thermionic emission theory as it reflects barrier deformation under bias [11]. The zero bias barrier height, \( (\phi_0) \) is obtained from the reverse saturation leakage current \( (I_S) \):
\[ \phi_0 = \frac{kT}{q} \ln \frac{A \lambda T^2}{I_s}. \]  

(3)

A plot of variation of \( n \) and \( \phi_0 \) against temperature during annealing is shown in Fig. 2. \( \phi_0 \) varies from 0.78 eV at 80 K to a maximum of 0.86 eV at 400 K whereas \( n \) decreases from 1.21 at 80 K to 1.02 at 400 K. This behaviour of the barrier height during annealing is contrary to the negative temperature coefficient for n-GaAs and has been observed by other researchers [7, 8, 23, 24]. The variation of diode characteristics confirms the linear correlation between \( n \) and \( \phi_0 \) [25].

In both modes \( n \) and \( \phi_0 \) show a strong dependence on temperature. The dependency on temperature of diode \( I-V \) characteristics has been accounted for as due to several factors, chief amongst them the local non-uniformities of the Schottky barrier. At high temperatures, there are possible inhomogeneities in the interface layer thickness and non-uniformities of the

---

Fig. 2: \( I-V \) barrier height, \( \phi_{IV} \) and ideality factor, \( n \) versus temperature for Au/n-GaAs Schottky diodes during annealing.
interfacial charges [26]. Other authors have attributed these to changes in carrier transport mechanisms that is recombination-generation in the space charge region and tunnelling in the barrier [10, 27, 28]. The variation of $\phi_0$ with temperature has also been linked to changes in the band gap [14].

Post annealing, $n$ varies from 1.10 after 300 K to 1.14 after 480 K and $\phi_0$ decreases from 0.85 eV to 0.79 eV in the same temperature range. Fig. 3 is a comparison between $n$ during annealing and post annealing modes in the 300 K to 400 K range. At room temperature, an almost ideal behaviour is observed. We observe that whilst the ideality factor during annealing has an increasing trend, in the post annealing mode, it has a decreasing trend with increase in temperature. A similar increase in barrier height with temperature in the post annealing mode has been observed in Au/n-Si Schottky diodes and was explained in terms of metallic-like phases produced on the interface because of the annealing process[22].

![Fig. 3.](image)

**Fig. 3.** Plots of ideality factor, $n$ versus temperature during and post annealing.
change in post annealing characteristics is of a low order of magnitude as shown in Fig. 3 by a nominally flat post annealing curve. However, the change may be due to degradation of diode characteristics since the ideality factor is increasing. Whilst the measurements during annealing show an improvement in the diode’s characteristics, post annealing measurements show that the diodes become poorer with increasing annealing temperatures above 400 K.

According to the Schottky-Mott theory, depletion layer capacitance can be expressed as [29]:

\[ C^{-2} = \frac{2(V_{bi} - V_A)}{q\varepsilon S A^2 N_D} \]  

(4)

where, \( A \) is the diode area, \( V_{bi} \) the diffusion potential at zero bias obtained from the extrapolation of the linear \( C^{-2} - V \) plot to the \( V \) axis; and, \( V_A \) is the applied voltage. The capacitance of a Schottky diode is characterised by the width of the depletion layer [30]. The intercept on the voltage axis gives the diffusion potential \( V_{bi} \) which is used to determine the barrier height [24]:

\[ \phi_{CV} = V_{bi} + V_0 \]  

(5)

where \( V_0 \) is the potential difference between the conduction band minima and the Fermi level in the neutral part of the semiconductor [31]. and is given by:

\[ V_0 = kT \ln \left( \frac{N_C}{N_D} \right) \]  

(6)

where \( N_C \) is density of states in the conduction band and \( N_D \) the free carrier concentration obtained from the gradient of the \( C^{-2} - V \) plots. From our results, all the \( C^{-2} - V \) plots were straight lines. \( \phi_{CV} \) is observed to be higher than the \( \phi_{IV} \) in all cases at all temperatures. Werner and Güttler [32] ascertained that spatial variations in the barriers cause current to flow preferentially through band minima causing \( I-V \) barrier height to be lower. The disparity can also be a result of the existence of “excess” capacitance [12].
The values of $\phi_{CV}$ during annealing show a general decrease across the 80 – 480 K range. This temperature dependence has been explained using the potential fluctuations model [32] as due to Schottky barrier height inhomogeneities. Fig. 4 shows a comparison of $\phi_{CV}$ post and during annealing. The post annealing values are overall lower, at all temperatures. The observed $\phi_{CV}$ trend during annealing shows a change in the temperature slope around 400 K. We fitted the $C-V$ barrier height curve into two linear regions as shown in Fig. 5. The 300 – 400 K and 400 – 480 K regions yield equations of the form [24]: $\phi(T_{T_1-T_2}) = \phi(T = 0) + \alpha T$ were $\alpha$ is the temperature coefficient in the given temperature range $T_1$-$T_2$. The linear fitting results in two equations:

$$\phi_{p_{300K-400K}} = -2.19 \times 10^{-4}T + 1.06 \text{ eV} \quad (7)$$

$$\phi_{p_{400K-480K}} = -6.90 \times 10^{-4}T + 1.25 \text{ eV} \quad (8)$$
We propose that the sharp increase in carrier concentration within the 340 – 400 K range, as shown in Fig.5, could be explained by the EL2 defect which we observed using L-DLTS measurements. The EL2 deep donor as shown in Fig. 6(insert) is located at an energy level of 0.83 eV below the conduction band minima and has an apparent capture cross section of $2.4 \times 10^{-13}$ cm$^2$.

The atomistic origin of this defect has been a subject of controversy for several decades but it is widely believed to involve an arsenic antisite [33]. Fig. 6 shows the emission rate of the EL2 as a function of temperature. The graph is divided into three grid sections. In the 300 – 340 K temperature range there is not enough energy to release free carriers from the traps, the carrier concentration (Fig. 5) remains nominally constant and it is consistent with the emission rate (Fig. 6) in the same temperature range which is relatively flat. The increasing annealing temperature in the 340 – 400 K range causes the EL2 to release trapped...
Fig. 6.: Emission rate of the EL2 defect as a function of temperature. Insert: DLTS signal for as deposited diodes measured at a reverse bias of -2 V, a filling pulse $V_p = 0$ V and at a rate window of 80 s$^{-1}$.

charges, thus increasing the free carrier density (Fig. 5) [24]. There is a correlation with the increase in the emission rate of the EL2 in the same temperature range. This is also supported by the nominally flat post-annealing $\phi_{CV}$ and that during annealing, the $\phi_{CV}$ is characterised by a low temperature coefficient below 400 K. Since the $\phi_{CV}$ is determined from the charge balance details between the metal, the interface and the semiconductor, it will change to maintain this balance [17].

Above 400 K however, there is modification of the $C-V$ Schottky barrier. The post annealing $\phi_{CV}$ is no longer flat, that is, it returns a “new” barrier height for each annealing. The barriers in both modes are now characterised by new temperature coefficients. This, we attribute to interfacial reactions at the interface between the gold and GaAs. Above 400 K, carrier
concentration saturates, the reason being that the traps have released all the trapped free carriers owing to the higher emission rate shown in Fig. 6.

However for the post-annealing mode, the carrier concentration saturates at a value lower than that for the annealing mode. The reasons for this are the subject of our current investigations. Besides the EL2, no other electrically active defects were observed by DLTS in the as received samples.

4. Conclusion

We have investigated the $I$–$V$ and $C$–$V$ characteristics of Au/n-GaAs Schottky diodes in the 80 – 480 K range. The ideality factor and $\phi_{IV}$ both modify permanently during annealing above 400 K. The post annealing results also show that diodes exposed to higher temperatures modify permanently. $C$–$V$ measurements show a general decrease in $\phi_{CV}$ both during and post annealing. Our results suggest that exposure of the Au/n-GaAs Schottky barrier diodes to high temperatures above 400 K lead to their physical modification. We also observed an abrupt rise in the free carrier concentration about 340 – 400 K which we attributed to the emissions of trapped charges by the EL2 defect.

Acknowledgement

The authors gratefully acknowledge financial assistance from the University of Pretoria, The South African National Research Foundation and Johan Janse van Rensburg for technical assistance.
References


[31] Ş. Karataş, Ş. Altundal, Temperature dependence of barrier heights of Au/n-type GaAs Schottky diodes, Solid-State Electronics, 49 (2005) 1052-1054.