

- [1] H. T. Friis, "Noise figure of radio receivers," *Proceedings of the IRE*, vol. 32, no. 7, pp. 419-422, July 1944.
- [2] J. M. Moniz, "Is SiGe the Future of GaAs for RF Applications?," in *Proceedings of the IEEE-CAS Region 8 Workshop on Analog and Mixed IC Design*, Baveno, 12-15 October 1997, pp. 229-231.
- [3] S. P. Voinigescu, T. O. Dickson, R. Beerkens, I. Khalid, and P. Westergaard, "A Comparison of Si CMOS, SiGe BiCMOS, and InP HBT Technologies for High-Speed and Millimeter-wave ICs," in *Proceedings of the Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Atlanta, 8-10 September 2004, pp. 111-114.
- [4] G. Niu, "Noise in SiGe HBT RF Technology: Physics, Modeling, and Circuit Implications," *Proceedings of the IEEE*, vol. 93, no. 9, pp. 1583-1597, September 2005.
- [5] H. A. Haus et al., "Representation of noise in linear two-ports," *Proceedings of the IRE*, vol. 48, no. 8, pp. 69-74, January 1960.
- [6] Y. Soliman, L. MacEachern, and L. Roy, "A CMOS Ultra-wideband LNA Utilizing a Frequency-Controlled Feedback Technique," in *Proceedings of the IEEE International Conference on Ultra-Wideband*, Zurich, 5-8 September 2005, pp. 530-535.
- [7] F. Perez and V. Ortega, "A Graphical method for the design of feedback networks for microwave transistor amplifiers: Theory and Applications," *IEEE Transactions on Microwave Theory and Techniques*, vol. 29, no. 10, pp. 1019-1026, October 1981.
- [8] S. P. Voinigescu et al., "A Scalable High-frequency Noise Model for Bipolar Transistors with Application to Optimal Transistor Sizing for Low-Noise Amplifier Design," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 9, pp. 1430-1439, September 1997.
- [9] B. Min and G. M. Rebeiz, "Ka-band SiGe HBT Low Noise Amplifier Design for Simultaneous Noise and Input Power Matching," *IEEE Microwave and Wireless Components Letters*, vol. 17, no. 12, pp. 891-893, December 2007.
- [10] A. Pascht, J. Fischer, and M. Berroth, "A CMOS low noise amplifier at 2.4 GHz with active inductor load," in *Proceedings of the Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Ann Arbor, 12-14 September 2001, pp. 1-5.



- [11] A. Ismail and A. A. Abidi, "A 3-10-GHz low-noise amplifier with wideband LC-ladder matching network," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 12, pp. 2269-2277, December 2004.
- [12] Y. Lin, H. Chen, T. Wang, Y. Lin, and S. Lu, "3-10-GHz Ultra-Wideband Low-Noise Amplifier Utilizing Miller Effect and Inductive Shunt-Shunt Feedback Technique," *IEEE Transactions on Microwave Theory and Techniques*, vol. 55, no. 9, pp. 1832-1843, September 2007.
- [13] M. Weststrate and S. Sinha, "Noise optimization of a wideband capacitive shunt-shunt feedback LNA design suitable for software-defined radio," in *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, Hammamet, 13-16 December 2009.
- [14] P. Koch and R. Prasad, "The universal handset," *IEEE Spectrum Magazine*, pp. 32-37, April 2009.
- [15] J. Mitola III, "Software radios survey, critical evaluation and future directions," in *Proceedings of the National Telesystems Conference*, Washington D.C., 19-20 May 1992, pp. 13/15-13/23.
- [16] D. Foty et al., "mm-Wave Radio Communications Systems: The Quest Continues," in *Proceedings: 3rd International Radio Electronics Forum (IREF) on Applied Radio Electronics. The State and Prospects of Development*, Kharkov, 22-24 October 2008, pp. 14-17.
- [17] D. K. Shaeffer and T. H. Lee, "A 1.5-V, 1.5-GHz CMOS low noise amplifier," *IEEE Journal of Solid-State Circuits*, vol. 32, no. 5, pp. 745-759, May 1997.
- [18] J. Lee and J. D. Cressler, "Analysis and Design of an Ultra-Wideband Low-Noise Amplifier Using Resistive Feedback in SiGe HBT Technology," *IEEE Transactions on Microwave Theory and Techniques*, vol. 54, no. 3, pp. 1262-1268, March 2006.
- [19] A. Bevilacqua and A. M. Niknejad, "An ultrawideband CMOS low-noise amplifier for 3.1-10.6-GHz wireless receivers," *IEEE Journal of Solid-State Circuits*, vol. 39, no. 12, pp. 2259-2268, December 2004.
- [20] Y. Lu, R. Krithivasan, W. M. L. Kuo, and J. D. Cressler, "A 1.8-3.1 dB noise figure (3-10 GHz) SiGe HBT LNA for UWB applications," in *IEEE Radio Frequency Integrated Circuits (RFIC) Symposium*, San Francisco, 11-13 June 2006.
- [21] M. Battista, J. Gaubert, M. Egels, S. Bourdel, and H. Barthelemy, "High-voltage-gain CMOS LNA for 6-8.5-GHz UWB receivers," *IEEE Transactions on Circuits and Systems - II: Express Briefs*, vol. 55, no. 8, pp. 713-717, August 2008.



- [22] Y. Huang et al., "A 3-10GHz Low-Noise Amplifier Using Resistive Feedback in SiGe HBT Technology," in *International Conference on Communication Software and Networks*, Macau, 27-28 February 2009, pp. 313-315.
- [23] D. Lin, B. Schleicher, A. Trasser, and H. Schumacher, "A highly compact SiGe HBT differential LNA for 3.1–10.6 GHz ultra-wideband applications," in *IEEE International Conference on Ultra-Wideband*, Nanjing, 1 November 2010, pp. 1-4.
- [24] D. C. Howard, J. Poh, T. S. Mukerjee, and J. D. Cressler, "A 3–20 GHz SiGe HBT ultra-wideband LNA with gain and return loss control for multiband wireless applications," in *IEEE International Midwest Symposium on Circuits and Systems*, Seattle, 16 August 2010, pp. 445-448.
- [25] M. Weststrate and S. Sinha, "Mathematical Analysis of Input Matching Techniques With Application in Wide-band LNA Design," in *Proceedings of the South African Conference on Semi- and Superconductor Technology*, Stellenbosch, 8-9 April 2009, pp. 128-132.
- [26] P. R. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, *Analysis and design of analog integrated circuits*, 4th ed.: John Wiley & Sons Inc, 2001.
- [27] T. Taris, R. Severino, Y. Deval, and J. B. Begueret, "mm-Waves design trends in BiCMOS technology," in *Proc. of the International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference*, Montreal, 22-25 June 2008, pp. 375-379.
- [28] D. R. Greenberg, S. Sweeney, B. Jagannathan, G. Freeman, and D. Ahlgren, "Noise performance scaling in high-speed silicon RF technologies," in *Technical Digest of the Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems*, Grainau, 9-11 April 2003, pp. 22-25.
- [29] A. Van der Ziel, *Noise in solid state devices and circuits*. NY: Wiley, 1986.
- [30] G. Niu, J. D. Cressler, S. Zhang, A. Joseph, and D. Hameed, "Noise-gain tradeoff in RF SiGe HBTs," *IEEE Journal of Solid-State Electronics*, vol. 46, pp. 1445-1451, January 2002.
- [31] G. A. M. Hurkx, "The relevance of f_T and f_{max} for the speed of a bipolar CE amplifier stage," *IEEE Transactions on Electron Devices*, vol. 44, no. 5, pp. 775-781, May 1997.
- [32] B. Jagannathan et al., "Self-aligned SiGe NPN Transistors with 285 GHz f_{max} and ," *IEEE Electron Device Letters*, vol. 23, no. 5, pp. 258-260, May 2002.



- [33] M. Gordon and S. P. Voinigescu, "An inductor-based 52-GHz 0.18 μm SiGe HBT cascade LNA with 22 dB gain," in *Proceedings of the 30th European Solid-State Circuits Conference*, Leuven, 21-23 September 2004, pp. 287-290.
- [34] B. Razavi, *RF Microelectronics*, 1st ed.: Upper Saddle River, NJ: Prentice-Hall, 1998.
- [35] J. D. Cressler and G. Niu, *Silicon-germanium heterojunction bipolar transistors*, 1st ed.: Artech house, Inc., 2002.
- [36] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*, 3rd ed.: John Wiley and Sons, 2007.
- [37] G. Niu, Q. Liang, J. D. Cressler, C. S. Webster, and D. L. Hareme, "RF linearity characteristics of SiGe HBTs," *IEEE Transactions on Microwave Theory and Techniques*, vol. 49, no. 9, pp. 1558-1565, September 2001.
- [38] A. A. Abidi, "General relations between IP₂, IP₃ and offsets in differential circuits and the effects of feedback," *IEEE Transactions on Microwave Theory and Techniques*, vol. 51, no. 5, pp. 1610-1611, May 2003.
- [39] P. Park, C. S. Kim, and H. K. Yu, "Linearity, noise optimization for two stage RF CMOS LNA," in *Proceedings of IEEE Region 10 International Conference on Electrical and Electronic Technology*, Singapore, 19-22 August 2001, pp. 756-758.
- [40] S. Vishwakarma, S. Jung, and Y. Joo, "Ultra Wideband CMOS Low Noise Amplifier with Active Input Matching," in *Proceedings of the Ultra Wideband Systems International Workshop*, Kyoto, 18-21 May 2004, pp. 415-419.
- [41] A. van der Ziel, "Noise in solid-state devices and lasers," *Proceedings of the IEEE*, vol. 58, no. 8, pp. 1178-1206, August 1970.
- [42] M. J. W. Rodwell et al., "Submicron scaling of HBTs," *IEEE Transactions of Electron Devices*, vol. 48, no. 11, pp. 2606-2624, November 2001.
- [43] M. Schröter, J. Krause, S. Lehmann, and D. Céli, "Compact Layout and Bias-Dependent Base-Resistance Modeling for Advanced SiGe HBTs," *IEEE Transactions on Electron Devices*, vol. 55, no. 7, pp. 1693-1701, July 2008.
- [44] Q. Liang, G. Niu, J. D. Cressler, S. Taylor, and D. L. Hareme, "Geometry and bias current optimization for SiGe HBT cascode low-noise amplifiers," in *IEEE International Microwave Symposium Digest*, Seattle, 2-7 June 2002, pp. 517-520.



- [45] B. Kang, S. Yang, J. Yu, W. Choo, and B. Park, "Design and analysis of a high-performance cascode bipolar low noise amplifier with shunt feedback capacitor," in *IEEE Radio Frequency Integrated Circuits Symposium*, Atlanta, 15-17 June 2008, pp. 613-616.
- [46] Y. Sun, J. Borngräber, F. Herzel, and W. Winkler, "A Fully Integrated 60 GHz LNA in SiGe:C BiCMOS Technology," in *Proceedings of the IEEE Bipolar/BiCMOS Circuit and Technology Meeting*, Santa Barbara, 9-11 October 2005, pp. 14-17.
- [47] C. P. Yue and S. S. Wong, "Physical modelling of spiral inductors on silicon," *IEEE Transactions on Electron Devices*, vol. 47, no. 3, pp. 560-567, March 2000.
- [48] J. R. Long and M. A. Copeland, "Modelling, characterization and design of monolithic inductors for silicon RFICs," in *Proceedings of the IEEE Custom Integrated Circuits Conference*, San Diego, 5-8 May 1996, pp. 185-188.
- [49] M. Božanić and S. Sinha, "Software Aided Design of a CMOS Based Power Amplifier Deploying a Passive Inductor," *SAIEE Africa Research Journal*, vol. 99, no. 1, pp. 18-24, 2008.
- [50] T. Bakken and J. Choma, "Gyrator-Based Synthesis of Active On-Chip Inductances," *Analog Integrated Circuits and Signal Processing*, vol. 34, pp. 171-181, June 2003.
- [51] C. Zanchi, T. Parra, and J. Graffeuil, "A Tunable Lossless HBT Broad-Band Monolithic Microwave Floating Active Inductor," in *Proceedings of the European Microwave Conference*, Cannes, 4-6 October 1994, pp. 793-798.
- [52] R. Kaunisto, P. Alinikula, and K. Stadius, "Q-Enhancing Technique for High Speed Active Inductors," in *IEEE International Symposium on Circuits and Systems*, vol. 5, London, June 1994, pp. 735-738.
- [53] A. Chakravorty, R. F. Scholz, B. Senapati, R. Garg, and C. K. Maiti, "Design of Active Inductors in SiGe/SiGe:C Processes for RF applications," *International Journal of RF and Microwave Computer-Aided Engineering*, vol. 17, no. 5, pp. 455-468, September 2007.
- [54] R. Kaunisto, P. Alinikula, K. Stadius, and V. Porra, "A Low-Power HBT MMIC Filter Based on Tunable Active Inductors," *IEEE Microwave and Guided Wave Letters*, vol. 7, no. 8, pp. 209-211, August 1997.
- [55] IBM Microelectronics, "BiCMOS8HP Design Manual," 18 July 2007.
- [56] IBM Microelectronics, BiCMOS8HP Model Reference Guide, 24 July 2007.



- [57] IBM Microelectronics, *BiCMOS 7WL Design Manual.*, 13 May 2008.
- [58] IBM Microelectronics, *BiCMOS-7WL Model Reference Guide.*, 12 May 2008.
- [59] C. McAndrew et al., "VBIC95, the vertical bipolar intercompany model," *IEEE Journal of Solid-State Circuits*, vol. 31, pp. 1476-1483, 1996.
- [60] M. Schroter and A. Chakravorty, *Compact hierarchical modeling of bipolar transistors with HICUM.* Singapore: World Scientific, 2010.
- [61] M. Weststrate and S. Sinha, "Analysis of a Low Noise Amplifier with LC-Ladder Matching and Capacitive Shunt-Shunt Feedback," in *Proceedings of IEEE Africon 2009*, Nairobi, 23-25 September 2009.
- [62] M. Weststrate and S. Sinha, "Mathematical modelling of the LC-ladder and capacitive shunt-shunt feedback LNA topology," *SAIEE Africa Research Journal*, September 2009.
- [63] M. Weststrate, S. Sinha, and D. Neculoiu, "Design Trade-offs and Limitations of a LC-Ladder and Capacitive Feedback LNA and its Application at mm-Wave Frequencies," *Romanian Journal of Information Science and Technology (RJIST)*, accepted for publication in 2010.
- [64] M. Weststrate, S. Sinha, and D. Neculoiu, "Limitations of a LC-ladder and Capacitive Feedback LNA and Scaling to mm-Wave Frequencies," in *Proceedings of the IEEE CAS 2009 (International Semiconductor Conference)*, Sinaia, 12-14 October 2009, pp. 315-318.
- [65] G. Gonzalez, *Microwave Transistor Amplifiers: Analysis and Design*, 2nd ed.: Prentice-Hall, Inc., Upper Saddle River, NJ, 1996.
- [66] T. Yao et al., "Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio," *IEEE Journal of Solid-State Circuits*, vol. 42, no. 5, pp. 1044-1057, May 2007.
- [67] L. Xu, Z. Wang, J. Xia, and Y. Zhao, "Design of 60-GHz LNA in 0.13- μm SiGe BiCMOS," in *Proc. of the Global Symposium on Millimeter Waves*, Nanjing, 21-24 April 2008, pp. 306-309.
- [68] D. Van-Hoang, V. Subramanian, and G. Boeck, "60 GHz SiGe LNA," in *Proceedings of the IEEE International Conference on Electronics, Circuits and Systems*, Marrakech, 11-14 December 2007, pp. 1209-1212.



-
- [69] J. Alvarado, K. T. Kornegay, D. Dawn, S. Pinel, and J. Laskar, "60-GHz LNA using a Hybrid Transmission Line and Conductive Path to Ground Technique in Silicon," in *Proc. of the IEEE Radio Frequency Integrated Circuits Symposium*, Honolulu, 3-5 June 2007, pp. 685-688.
- [70] Dielectric laboratories, High-Q Multi-Layer and Broadband Blocking Capacitors Catalogue, 2009.
- [71] Rohde & Schwarz, R&S®ZVA Vector Network Analyzer Specifications, May 2010.
- [72] Agilent Technologies, Agilent PSA Series Spectrum Analyzers Data Sheet, 29 May 2008.
- [73] Agilent Technologies, Noise Figure Measurement Accuracy - The Y-Factor Method, Application Note 57-2.
- [74] Agilent Technologies, Agilent E4440A PSA spectrum analyser user manual.

ADDENDUM A: PRELIMINARY MATLAB CODE FOR EDA

The preliminary code towards the implementation of EDA software written in MATLAB and used throughout this research to design the LNAs is given below.

```
clear all;

%----- SPECIFICATIONS -----%
%The specified frequency range, gain and max NF for the design are set here
fl = 1e9;    wl = 2*pi*fl;
fu = 18e9;   wu = 2*pi*fu;
S21_spec = 20; %dB
NFmax = 4;  %dB
RS = 50;

%----- PLOT SETTINGS -----%
%Settings related to the display of the result plots
flcalc = fl/10;    % The range over which values are
fucalc = fu*10;    % calculated beyond the operating frequency band
pts = 500;        % Number of points in the plot
linewidth = 2;    % Linewidth used in plots
calc_colour = 'k-.'; % Colour and line style used for calculated and
sim_colour = 'k-'; % simulated result plots
%-----%

%----- PLOT FLAGS -----%
% Flags for choosing when to plot input impedance, individual noise
% contributions, IIP3 or simulated results read from a csv file
plotZIN = 0;
plotNSources = 0;
plotIIP3 = 0;
plot_sim = 0;

%----- SIMULATED RESULTS READIN -----%
if( plot_sim == 1 )
    cnt = 451;
    load sim_1GHz_to_18GHz_gain_cur_pas/S11_s.csv;
    load sim_1GHz_to_18GHz_gain_cur_pas/S21_s.csv;
    load sim_1GHz_to_18GHz_gain_cur_pas/NF_s.csv;
    f_sim = 1:cnt;
    S11_sim = 1:cnt;
    S21_sim = 1:cnt;
    NF_sim = 1:cnt;
    for u = 1:cnt
        f_sim(u) = S11_s( u, 1 );
        S11_sim(u) = S11_s( u, 2 );
        S21_sim(u) = S21_s( u, 2 );
        NF_sim(u) = NF_s( u, 2 );
    end;
end;

%*****
%Environment setup
%*****
%Create logarithmic frequency values based on the range and no. of points
ll = log10( flcalc );
lh = log10( fucalc );
l_inc = (lh-ll)/pts;
lf = ll:l_inc:lh;
f = 10.^lf;
w = 2*pi.*f;
```




```

%Physical constants definition
k = 1.38e-23;      % Boltzmann's constant
q = 1.602e-19;    % Electron charge
T = 290;          % Temperature in Kelvin
VT = k*T/q;       % Thermal voltage

%Load transistor parasitic values and process parameters
%---- TRANSISTOR1 PARAMETERS -----%
Rb1 = 13.7 + 5.8;
Re1 = 1.53;
Cmu1 = 1.38e-15 + 9.52e-15 + 9.11e-15;
Cpi1 = 18.1e-15 + 18.6e-15;

%---- TRANSISTOR2 PARAMETERS -----%
Rb2 = 13.7 + 5.8;
Re2 = 1.53;
Cmu2 = 1.38e-15 + 9.52e-15 + 9.11e-15;
Cpi2 = 18.1e-15 + 18.6e-15;

%----- PROCESS PARAMETERS -----%
Beta0 = 300;
Vcc = 1.5;
Vce = 0.2;
VA = 16.36;
Q1 = 1.5;
Q2 = 3;
Q3 = 5;
%-----%

%*****
%These values are changed during the design phase
%These and selected calculated values are printed in the output to aid
%in the optimization process.
%*****
%----- DESIGN PARAMETERS -----%
Av1_set = 27; %Used to modify the first stage gain - initial value should
              %be the maximum allowed by the GBP

NF_impr = 2; %Expected NF improvement through optimization process
             %Allows for less stringent yet appropriate Av1_req values

%Equations to calculate the initial IMN reactive elements
C1 = 1/RS/wu;
C2 = 1/RS/wl;
L1 = RS/wl;
L2 = RS/wu;
%During optimization the above equations are commented and the values
% modified below
%C1 = 40e-15;
%C2 = 3.18e-12;
%L1 = 9.91e-9;
%L2 = 363e-12;

%Additional first stage load capacitance added during optimization
CL1_add = 0e-15; %Initial value = 0

%Amount by which the first stage collector current is increased above the
% calculated value; RL1 is modified to maintain the gain specified in Av1_set
Ic1_factor = 1;

%At the moment the second stage Ic2 and L3 is set by hand, but could be
% determined from the calculated first stage gain
Ic2 = 5e-3;
L3 = 376e-12;

%Value of the second stage bias choke
LB2 = 400e-9;

```



```

%*****
%Performance measure calculations
%*****

%----- INPUT MATCHING: IC1 AND CAPS -----%
CL1 = Cpi2 + Cmu2 + CL1_add;

CBC = (C2-Cpi1) / (1+Av1_set);
if( CBC < Cmu1 )
    CBC = Cmu1;
end;
CF = CBC - Cmu1;

Ic1 = (1 + CL1/CBC) * VT / RS * Ic1_factor;

%----- CALCULATED TRANSISTOR PARAMETERS -----%
gm1 = Ic1/VT;
Beta1 = Beta0 ./ ( 1 + Beta0*(Cpi1+Cmu1)/gm1*i.*w );
Rpi1 = Beta1/gm1;
Ro1 = VA/Ic1;

gm2 = Ic2/VT;
Beta2 = Beta0 ./ ( 1 + Beta0*(Cpi2+Cmu2)/gm2*i.*w );
Rpi2 = Beta0/gm2;
Ro2 = VA/Ic2;

%----- EQUIVALENT IMPEDANCES FOR LATER USE -----%
R_L1 = L1.*w/Q1; %Inductor parasitic resistance
R_L2 = L2.*w/Q2;
R_L3 = L3.*w./Q3;
Z_L1 = R_L1 + i.*w*L1; %Equivalent impedance of inductor with parasitics
Z_L2 = R_L2 + i.*w*L2;
Z_L3 = R_L3 + i.*w*L3;
ZS = 1./(1/RS + 1./Z_L1 + i.*w*C1); %Parallel combination of RS/C1/L1
Yin2 = 1/Rpi2 + i.*w*(Cpi2+Cmu2) - gm2.*w.^2*Cmu2*L3; %2nd stage Yin

%----- STAGE 1 LOAD RESISTANCE & IMPEDANCE -----%
RL1 = Av1_set / gm1;
ZL1 = 1 ./ ( Yin2 + 1/RL1 + 1/Ro1 + i.*w*CBC + 1./(i.*w.*LB2) + i.*w*CL1_add );

%----- S11 CALCULATION -----%
ZM = (ZL1 + 1/i./w/CBC)./(1 + gm1.*ZL1);
ZTeq = 1./( 1./Rpi1 + i.*w*Cpi1 + 1./ZM );

Zin = 1./( 1./( ZTeq + Z_L2 ) + i.*w*C1 + 1./Z_L1 );
S11 = 20*log10( abs( (Zin-RS)./(Zin+RS) ) );

%----- S21 CALCULATION -----%
Avin = ZS./RS.*( ZTeq./(ZTeq + Z_L2 + ZS) );

GM1 = gm1 - i.*w*CBC;
Av1 = GM1.*ZL1;

ZL2 = 1./( 1./Z_L3 + 1/RS );
Av2 = gm2.*ZL2;

Av = Avin.*Av1.*Av2;

AV_IN = 20*log10( abs(Avin) );

AV1 = 20*log10( abs(Av1) );
AV2 = 20*log10( abs(Av2) );
S21 = 20*log10( abs(2*Av) );

```



```

%----- REQUIRED VOLTAGE GAIN - NF vs BW TRADE-OFF -----%
Fmax = 10^((NFmax+NF_impr)/10);
ZS_fu = abs( 1/(1/RS + 1/(i*wu*L1 + wu*L1/Q1) + i*wu*C1) );
Z2_fu = abs( i*wu*L2 + wu*L2/Q2 );
Fvce = Fmax - 1 - 1/ZS_fu^2*RS*wu*L2/Q2;
CF_max = sqrt( (Fvce)/RS/(Rb1 + VT/2/Ic1) - 1/ZS_fu^2) / (1+Z2_fu/ZS_fu)^2 );
Av1_req = abs( 1/(RS*w1/wu*CF_max) );

%----- NOISE FIGURE STAGE 1 -----%
CiT = Cpi1 + CF + Cmul;

eR_L1 = 4*k*T*R_L1;
eR_L2 = 4*k*T*R_L2;
eRs = 4*k*T*RS;
VCE = 4*k*T*(Rb1 + 1/2/gm1) + 2*q*Ic1/Beta0*Rb1^2;
ICE = abs( 2*q*Ic1/Beta0 + 2*q*Ic1./(Beta1.^2) );

Veq_ICE = ICE .* abs(Z_L2+ZS).^2;
Veq_VCE = VCE .* (1 + abs(Z_L2+ZS).^2.*(w.*CiT).^2);
Veq_RL1 = eR_L1.*abs(ZS./Z_L1).^2;
Veq_RL2 = eR_L2;
Veq_RS = eRs .*abs(ZS./RS).^2;

Veq1_T = Veq_ICE + Veq_VCE + Veq_RL1 + Veq_RL2 + Veq_RS;
F1 = Veq1_T./Veq_RS;
NF1 = 10*log10( abs(F1) );

%----- NOISE FIGURE STAGE 2 -----%
ZL1 = 1./(1/RL1 + i.*w*(CBC+CL1_add+Cpi2+Cmu2));

iRL1 = 4*k*T/RL1;
iRs = 4*k*T/RS;
VCE2 = 4*k*T*(Rb2 + 1/2/gm2) + 2*q*Ic2/Beta0*Rb2^2;
ICE2 = abs( 2*q*Ic2/Beta0 + 2*q*Ic2./(Beta2.^2) );

In2_VCE = VCE2./abs(ZL1).^2;
In2_ICE = ICE2;
In2_RL1 = iRL1;

In2 = In2_VCE + In2_ICE + In2_RL1;
F2 = 1 + In2 ./ iRs;
NF2 = 10*log10( abs(F2) );

Veq_In2 = abs( In2./GM1.^2 );

FT = F1 + Veq_In2./Veq_RS;
NFT = 10*log10( abs(FT) );

%----- IIP3 APPROXIMATION -----%
VIIP3_CE = 2*sqrt(2)*VT;
IIP3 = 10*log10( abs( (VIIP3_CE ./ Av1 ./ Avin / sqrt(2)).^2 / RS * 1e3 ) );

%----- POWER CONSUMPTION -----%
Pdc1 = Vcc * Ic1;
Pdc2 = Vcc * Ic2;

%*****
%Plotting of performance measures
%*****
%----- ZIN PLOT -----%
if plotZIN == 1

```



```

figure( 1 );
semilogx( f, abs( Zin ), calc_colour,'LineWidth',linewidth );
hold on;
y = 0:0.1:130;
semilogx( fl, y, 'k' );
semilogx( fu, y, 'k' );
hold off;
xlim( [ flcalc fucalc ] );
ylim( [ 0 130 ] );
xlabel( 'Frequency [Hz]' );
ylabel( 'Zin [ohm]' );
end;

%----- S11 PLOT -----%
figure( 2 );
semilogx( f, S11, calc_colour,'LineWidth',linewidth );
hold on;
if plot_sim == 1
    semilogx( f_sim, S11_sim, sim_colour,'LineWidth',linewidth );
    legend( 'Calculated S_1_1', 'Simulated S_1_1', 'Location', 'Southwest' );
end
y = -25:0.02:0;
semilogx( fl, y, 'k' );
semilogx( fu, y, 'k' );
hold off;
xlim( [ flcalc fucalc ] );
xlabel( 'Frequency [Hz]' );
ylabel( 'S_1_1 [dB]' );

%----- S21 PLOT -----%
figure( 3 );
semilogx( f, S21-6, calc_colour,'LineWidth',linewidth );
hold on;
%semilogx( f, AV_IN, 'r','LineWidth',linewidth );
%semilogx( f, AV1, 'm','LineWidth',linewidth );
%semilogx( f, AV2, 'b','LineWidth',linewidth );
if plot_sim == 1
    semilogx( f_sim, S21_sim, sim_colour,'LineWidth',linewidth );
    legend( 'Calculated S_2_1', 'Simulated S_2_1', 'Location', 'South' );
end
y = -30:0.1:40;
semilogx( fl, y, 'k' );
semilogx( fu, y, 'k' );
hold off;
xlim( [ flcalc, fucalc ] );
ylim( [ -30 35 ] );
xlabel( 'Frequency [Hz]' );
ylabel( 'S_2_1 [dB]' );

%----- NOISE SOURCES PLOT -----%
if plotNSources == 1
    figure( 4 );
    semilogx( f, Veq_RS, 'k-s','LineWidth',linewidth );
    hold on;
    semilogx( f, Veq_VCE, 'k-^','LineWidth',linewidth );
    semilogx( f, Veq_ICE, 'k-', 'LineWidth',linewidth );
    semilogx( f, Veq_RL1, 'k--','LineWidth',linewidth );
    semilogx( f, Veq_RL2, 'k-d', 'LineWidth',linewidth );
    semilogx( f, Veq_In2, 'k-o', 'LineWidth',linewidth );
    hold off;
    xlim( [ fl fu ] );
    xlabel( 'Frequency [Hz]' );
    ylabel( 'Equivalent noise voltage [V ^2/ Hz]' );
    legend( 'n_R_S', 'n_V_C_E', 'n_I_C_E', 'n_R_L_1', 'n_R_L_2', 'n_A_2',
'Location', 'Best' );
end;

%----- NOISE FIGURE PLOT -----%
figure( 5 );

```



```

semilogx( f, NFT, calc_colour,'LineWidth',linewidth );
hold on;
if plot_sim == 1
    semilogx( f_sim, NF_sim, sim_colour,'LineWidth',linewidth );
    legend( 'Calculated NF', 'Simulated NF', 'Location', 'North' );
end
hold off;
xlim( [ fl fu ] );
xlabel( 'Frequency [Hz]' );
ylabel( 'NF [dB]' );

%----- IIP3 PLOT -----%
if plotIIP3 == 1
    figure( 6 );
    semilogx( f, IIP3, calc_colour,'LineWidth',linewidth );
    xlim( [ fl fu ] );
    xlabel( 'Frequency [Hz]' );
    ylabel( 'IIP3 [dBm]' );
end;

%*****
%Print the design parameters to the output
%*****
disp( '-----' );
disp( 'Power consumption (excluding biasing):' );
power_stages = sprintf( 'Pdc1 = %g mW\tPdc2 = %g mW', Pdc1/1e-3, Pdc2/1e-3 );
disp( power_stages );
power_total = sprintf( 'Pdc = %g mW\n', (Pdc1+Pdc2)/1e-3 );
disp( power_total );

disp( 'DC biasing:' );
dc_biasing = sprintf( 'Ic1 = %g mA\tIc2 = %.3g mA\n', Ic1/1e-3, Ic2/1e-3 );
disp( dc_biasing );

disp( '' );
required_av1 = sprintf( 'Required stage 1 gain: %.3g\n', Av1_req );
disp( required_av1 );

disp( 'Matching:' );
match_components_L = sprintf( 'L1 = %.3g nH\tL2 = %.3g pH',L1/1e-9, L2/1e-12 );
disp( match_components_L );
match_components_C = sprintf('C1 = %.3g fF\tC2 = %.3g pF\n',C1/1e-15, C2/1e-12 );
disp( match_components_C );

disp( 'Aplifier stage 1 components:' );
amp_components1_C = sprintf( 'CF = %.3g fF\tCL1 = %.3g fF',CF/1e-15, CL1_add/1e-15 );
disp( amp_components1_C );
amp_components1_R = sprintf( 'RL1 = %.3g Ohm\n', RL1 );
disp( amp_components1_R );

disp( 'Aplifier stage 2 components:' );
amp_components2 = sprintf( 'L3 = %.3g nH\n', L3/1e-9 );
disp( amp_components2 );

```

ADDENDUM B: DETAILED FIGURES OF THE LAYOUT




Figure B.1. Layout of the first stage on-chip bias circuit, showing the diode connected transistor and decoupling dual-MIM capacitor. To the left is the connection from the input pad to inductor L_1 , and to the right the ground connection.




Figure B.2. On-chip spiral inductor layout showing the 80 μm guard ring where neither other components nor substrate contacts are placed. This area is enclosed by substrate contacts.




Figure B.3. First, second and third transistor stages with DC-blocking dual-MIM capacitors and load resistances. The connections on the right are to the second stage load inductor. At the top and bottom are the respective connections to the second and third stage bias pins, and at the top left the signal input to Q_1 and C_F from L_2 .




Figure B.4. Layout of the LNA with the linearity improvement showing the added emitter resistors of transistors Q_2 and Q_3 .




Figure B.5. Layout of the input matching network showing the connection from the input pin on the left connected to C_I and also the shunt L_I at the bottom and series L_2 at the top of which the other terminal is connected to Q_I and C_F .





Figure B.6. Layout of the standard LNA (without local feedback) and its connection to bond pads.



Qty: 15	V01N-AA (82439)	OCP_QFN_9X9_64A
Customer Providing Diagram		
Minimum pad size: 100 x 100; minimum pad pitch: 205 um		
Standard 1 mil Gold bond wires		
	Design_name: LNA for Ku-Band Receivers / Reducing Jitter usi...	
	Customer Account: 5198	
	Die Size: 4093 (+0 / -72) x 4129 (+0 / -72) um	
	Die Rotation in Cavity: None	
	Cavity Size: 6900 um x 6900 um	18-MAR-2010 12:21:35

Figure B.7. Bonding diagram of the fabricated LNAs on the MPW chip, showing the standard LNA in the top left, the LNA with feedback below that and the separate first and second stages to the right.

ADDENDUM C: DATASHEET OF THE LNA

In the research carried out toward the derivation of a mathematical model for the proposed LNA configuration, it was necessary to design certain LNAs to verify the model. As such two LNAs have been submitted for fabrication in order to absolutely corroborate the simulated results, and the datasheet below serves as a summary of these particular LNAs which will be used to obtain measured results.

3-14 GHz LNA Data Sheet

A very robust 3-14 GHz wideband LNA implemented with the LC-ladder and capacitive shunt-shunt feedback configuration. Both a standard LNA and one with improved linearity, but slightly poorer noise performance, are available. Two individual testing amplifier stages are also included.

Biasing

The first stage of the LNA uses current biasing and the current should be set using a 400 Ω series resistance to the positive supply.

The second and third stages require voltage biasing for which the active bias circuit in Figure 1 is suggested.

Signal connections

50 Ω input and output signal traces should be connected to the input and output pins through 15 pF DC-blocking capacitors.

Specifications

	Standard	High IIP3
BW	3-14 GHz	3-14 GHz
S₁₁	< -10 dB	< -9.8 dB
S₂₁	20.9 dB	20 dB
NF	1.7-3.3 dB	2.2-3.9 dB
IIP3	-22.6 dBm @ 4.2 GHz	-14.5 dBm @ 4.2 GHz
V_{CC}	1.8 V	1.8 V
I_{C1}	2.5 mA	2.5 mA
I_{C2}	2.7 mA	8 mA
I_{C3}	2.7 mA	8 mA




Figure 1. Active bias circuit example.

Pin Diagram




Figure 2. Pin diagram of the 3-14 GHz LNA

Pin	Name	Description
2	Std_Vcc	Standard LNA 1.8 V supply
1	Std_Gnd	Standard LNA ground
63	Std_Bias1	Standard LNA stage 1 current bias (400 Ω R to supply)
60	Std_Bias2	Standard LNA stage 2 voltage bias
3	Std_Bias3	Standard LNA stage 3 voltage bias
62	Std_In	Standard LNA RF input from 50 Ω source with 15 pF DC-blocking capacitor
61	Std_Out	Standard LNA RF output to 50 Ω load with 15 pF DC-blocking capacitor
9	Lin_Vcc	Linear LNA 1.8 V supply
8	Lin_Gnd	Linear LNA ground
7	Lin_Bias1	Linear LNA stage 1 current bias (400 Ω R to supply)
4	Lin_Bias2	Linear LNA stage 2 voltage bias
10	Lin_Bias3	Linear LNA stage 3 voltage bias

6	Lin_In	Linear LNA RF input from 50 Ω source with 15 pF DC-blocking capacitor
5	Lin_Out	Linear LNA RF output to 50 Ω load with 15 pF DC-blocking capacitor
59	S1_Vcc	Testing stage 1 LNA 1.8 V supply
56	S1_Gnd	Testing stage 1 LNA ground
57	S1_Bias1	Testing stage 1 current bias (400 Ω R to supply)
55	S1_In	Testing stage 1 LNA RF input from 50 Ω source with 15 pF DC-blocking capacitor
58	S1_Out	Testing stage 1 LNA RF output to 50 Ω load (on-chip blocking capacitor)
54	S2_Vcc	Testing stage 2 LNA 1.8 V supply
53	S2_Gnd	Testing stage 2 LNA ground
50	S2_Bias1	Testing stage 2 current bias (400 Ω R to supply)
51	S2_In	Testing stage 2 LNA RF input from 50 Ω source with (on-chip blocking capacitor)
52	S2_Out	Testing stage 2 LNA RF output to 50 Ω load (on-chip blocking capacitor)

Pins not referred above were used for prototyping by other parties/students (MPW).