IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS 1

SVPWM-Based Power Control Strategy for a Three-Port Four-Leg DC/AC Converter With Enhanced Power Transfer Mode

Jingyuan Wu^o[,](https://orcid.org/0000-0003-2424-2445) Shiming Hu^o, Abhishek Kumar^o, Senior Member, IEEE, Raj M. Naidoo[®][,](https://orcid.org/0000-0003-3200-0366) Senior Member, IEEE, and Yan Deng[®], Senior Member, IEEE

*Abstract***—The single-stage T-type three-port converter enables efficient and accurate power distribution between two dc ports and one ac port without embedding an auxiliary dc/dc converter. Considering the diversity of loads, this article adds a T-type fourth leg to efficiently handle asymmetric and nonlinear loads. Accordingly, a new simplified space vector modulation strategy suitable for the asymmetric vector space is proposed. Only eight special switching states are used to compose the reference vector. Then, a unified algorithm is presented to obtain the maximum power distribution range of the dc port for both the T-type three-leg and four-leg three-port converters. Besides, to reduce the limitation on the dc port power transfer from the light loads, a novel technique based on the zerosequence current is proposed to significantly expand the power distribution range. This method leverages the zerosequence loop provided by the basic filtering components to generate additional converter currents that are crucial for the power distribution. The effectiveness of the newly proposed strategies is convincingly demonstrated through tests conducted on a 3-kW prototype.**

*Index Terms***—Maximum port power distribution, port power range expansion, three-port four-leg converter, vector control.**

I. INTRODUCTION

RENEWABLE sources, such as wind and solar energy, play an increasingly important role in the world energy landscape [\[1\],](#page-9-0) [\[2\].](#page-9-0) Due to the inherent unpredictability and intermittent characteristics of these sources, there is a significant demand

Manuscript received 6 October 2023; revised 29 December 2023 and 4 February 2024; accepted 18 February 2024. This work was supported by the National Key R&D Program of China under Grant 2022YFE0101900. An earlier version of this paper was presented in part at the 2023 49th Annual Conference of the IEEE Industrial Electronics Society [DOI: 10.1109/IECON51785.2023.10312602]. *(Corresponding author: Yan Deng)*

Jingyuan Wu, Shiming Hu, Abhishek Kumar, and Yan Deng are with the Research Group for Energy Network Transition (ReGENT), College of Electrical Engineering, Zhejiang University Hangzhou, Hangzhou 310027, China (e-mail: [22110171@zju.edu.cn;](mailto:22110171@zju.edu.cn) [22110129@zju.edu.cn;](mailto:22110129@zju.edu.cn) [abhi@zju.edu.cn;](mailto:abhi@zju.edu.cn) [dengyan@zju.cn\)](mailto:dengyan@zju.cn).

Raj M. Naidoo is with the Department of Electrical, Electronic and Computer Engineering, University of Pretoria, Pretoria 0002, South Africa (e-mail: [raj.naidoo@up.ac.za\)](mailto:raj.naidoo@up.ac.za).

Color versions of one or more figures in this article are available at [https://doi.org/10.1109/TIE.2024.3374399.](https://doi.org/10.1109/TIE.2024.3374399)

Digital Object Identifier 10.1109/TIE.2024.3374399

Filter $i_{\rm H}$ High Voltage
| DC Por Lov **DC** Por

Fig. 1. T-type three-leg three-port converter (TPTLTPC).

for energy storage systems (ESS) to guarantee stability and consistency in power supply system [\[3\],](#page-9-0) [\[4\].](#page-9-0) The multistage energy transfer in traditional solutions increases the complexity of the system, and as a result, the overall efficiency is also reduced [\[5\].](#page-9-0) To overcome these drawbacks, single-stage multiport converters have garnered significant attention in research [\[6\],](#page-9-0) [\[7\],](#page-9-0) [\[8\].](#page-9-0) A T-type three-phase three-leg three-port converter (TPTLTPC) with two dc ports and one ac port is presented in Fig. 1. The T-type leg provides an attractive three-level output and acts as a highly integrated power transfer path for the three ports [\[9\].](#page-9-0) The independent low voltage U_L connected to the bidirectional switch only needs to be less than the high voltage U_H . This feature brings an ultra-wide input range of U_L without embedding any dc/dc converters and extra bulky passive components, which effectively improves the system integration and the power density [\[10\],](#page-9-0) [\[11\].](#page-9-0) TPTLTPC has been applied to different fields for its high integration and power density, such as hybrid powertrains $[12]$, $[13]$, ESS $[14]$, voltage sag compensation $[15]$, and photovoltaic [\[16\].](#page-9-0)

The compact topology comes with the need for new modulation strategies. As U_H is not always twice U_L , the vector space of TPTLTPC is shifted, which makes the traditional SVPWM strategies designed under the symmetric output voltages perform not well. Another new challenge is that power decoupling is required while ensuring the ac output. In [\[17\],](#page-9-0) the output vectors are selected by analyzing the impact on the port power. Wang et al. [\[18\]](#page-9-0) uses specific vectors to compose the virtual vectors for sector division, and the port power is controlled by adjusting the length of the virtual vectors. The above two strategies

0278-0046 © 2024 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.

Nonzero sequence reference vector decomposition in TPTLTPC. (a) Initial phase vector calculation. (b) Phase vector increment Δ*u*.

Fig. 3. Proposed TPFLTPC.

TABLE I BASIC SWITCHING STATES

Output	$U_{\rm L}$		$U_{\rm H}$		
$\text{Leg } x$	Switching State S_i	$ \vec{u}_{\text{Lx}} $ (\vec{u}_{Lx})	Switching State S_i	$ \vec{u}_{\text{Hx}} $ $(\vec{u}_{\text{Hx}} $ $_{\gamma})$	
А	S_1 : $(U_L, 0, 0, 0)$	$2U_L/3$ ($U_L/3$)	S_2 : $(U_{\rm H}, 0, 0, 0)$	$2U_H/3$ ($U_H/3$)	
В	$S_3(0, U_L, 0, 0)$	$2U_L/3$ ($U_L/3$)	$S_4(0, U_H, 0, 0)$	$2U_H/3$ ($U_H/3$)	
С	$S_5(0, 0, U_L, 0)$	$2U_{L}/3$ ($U_{L}/3$)	$S_6(0, 0, U_H, 0)$	$2U_H/3$ ($U_H/3$)	
N	$S_7(0, 0, 0, U_L)$	Uī.	$S_8(0, 0, 0, U_H)$	Uн	

realize a certain range of power distribution but do not clarify the maximum power distribution range (MPDR) in the fundamental period T_b , which can precalibrate the power transfer limit of the convert and make accurate power predictions. A unique SVPWM strategy is proposed in [\[19\]](#page-9-0) and [\[20\]](#page-9-0) by decomposing the nonzero sequence reference vector $\vec{u}_{\alpha\beta}$ into three virtual phase vectors \vec{u}_x without section division. All phase vectors \vec{u}_x are adjusted by the phase vector increment Δu , as shown in Fig. 2. Liu et al. [\[20\]](#page-9-0) further divide the dc port power expression into two cases based on the number of the leg currents consistent with the given port power polarity. They also discussed how to obtain MPDR by Δ*u* in each case is discussed separately.

Although many studies about TPTLTPC have been validated, there are more and more occasions that require the converter to circulate the zero-sequence current from asymmetric and nonlinear loads [\[21\].](#page-9-0) Four-leg structure has been proven to have flexible output capabilities in different scenarios, such as power quality improvement [\[22\],](#page-9-0) [\[23\]](#page-9-0) and stand-alone inverter [\[24\],](#page-9-0) [\[25\].](#page-9-0) However, there is no research combining a T-type three-port converter with a four-leg converter to improve the

system integration and provide more precise port power control. The two-level fourth leg has been researched in many papers, but since the fourth leg should be in parallel with U_H to ensure a sufficient zero-sequence adjustment range, U_L cannot participate in energy transfer through the fourth leg. So, for a three-port converter, a T-type fourth leg is a more reasonable structure and the proposed T-type three-phase four-leg TPC (TPFLTPC) is shown in Fig. 3.

There have been some research works on modulation strategies for four-leg structures. The expected performance can be realized by predictive control [\[24\],](#page-9-0) hysteresis loop control [\[25\],](#page-9-0) carrier modulation [\[26\],](#page-9-0) vector control [\[27\],](#page-9-0) etc. Among them, 3-D vector modulation (3D-SVM) stands out due to its highquality waveforms, high dc voltage utilization, etc. 3D-SVM is usually realized in 3D-ABC or αβγ coordinates. The SVM in the 3D-ABC coordinate has no coordinate transformations. But, the independent control for each phase cannot be directly realized if the fourth inductor *L*ⁿ is included. A well-designed L_n can reduce the current ripple while reducing the total inductor (L_n+3L_{abc}) of the filter [\[28\].](#page-9-0) In contrast, the control in the $\alpha\beta\gamma$ coordinate is decoupled and simple. The coupling introduced by *L*ⁿ is limited to the separated zero-sequence circuit, when \vec{u}_{ref} contains a zero-sequence reference \vec{u}_{γ} in addition to $\vec{u}_{\alpha\beta}$. However, vector space division and reference vector localization have been the main challenges for 3D-SVM both in the above two coordinates. Many papers on simplifying 3D-SVM have been proposed and validated [\[29\],](#page-9-0) [\[30\],](#page-9-0) [\[31\],](#page-9-0) [\[29\],](#page-9-0) and determined the tetrahedron where $\vec{u}_{ref} = (U_A, U_B, U_C)$ is located and the nearest three vectors by comparing U_A , U_B , U_C , and zero. Bouzidi et al. [\[31\]](#page-9-0) first decomposed $\vec{u}_{mathbf{r}}$ into a new $\rho \tau \theta$ coordinate and then summarized a criterion for identifying tetrahedrons. So far, there have been no vector strategies capable of power decoupling for the shifted 3D vector space. The vector strategy proposed in this article can exactly satisfy the above two requirements at the same time. These are two of the distinctive contributions of this article.

The rest of this article is organized as follows.

- 1) In Section [II,](#page-2-0) the vector space is divided into two parts to simplify the reference vector composition. The reference vector \vec{u}_{ref} is decomposed into a nonzero sequence reference $\vec{u}_{\alpha\beta}$ and a zero-sequence reference \vec{u}_{γ} . New virtual vectors are rationally defined to illustrate how to compose $\vec{u}_{\alpha\beta}$ and \vec{u}_{γ} , respectively. Based on these definitions, the acquisition of the MPDR is mathematically proved subsequently, and the proposed power control algorithm can be applied to both the T-type three-leg and four-leg three-port converters.
- 2) The analysis of the dc port power expression in Section [III](#page-4-0) shows that the MPDR of a T-type three-port converter is limited by the low leg currents in light-load conditions, which means that dc port power transfer will be directly influenced by ac load uncertainty. A new working mode for expanding the MPDR by the fourth leg's current i_n is proposed. By disconnecting the zero-sequence circuit of the ac port, additional zero-sequence leg currents will be generated in the filter under the output of \vec{u}_{γ} . In this

Fig. 4. Shifted vector space. (a) Nonzero sequence basic vectors. (b) Zero-sequence vectors.

mode, the fourth leg acts as an auxiliary leg and no extra devices are added.

- 3) In Section [IV,](#page-6-0) the experimental results from a 3-kW prototype are presented.
- 4) Finally, Section [V](#page-8-0) concludes this article.

Compared with [\[32\],](#page-9-0) the derivation of the proposed strategies in Section II, as well as the related presentations are fully optimized and improved, and all the remaining sections are completely new.

II. TOPOLOGY AND VECTOR SPACE

A. Proposed Topology

In Fig. [3,](#page-1-0) v_x and i_x are the leg voltages and currents. v_{ox} and i_{ox} are the ac output voltages and currents. v_{cx} and i_{cx} are the capacitor voltages and currents. The unchanged T-type legs make U_L still, which only need to be less than U_H , and TPFLTPC requires only a basic ac filter for proper operation. The type of the filter is the same as the traditional filter. According to the application scenario, it can be an *L-*type, *LC*-type, or *LCL*type filter. In this article, a common *LC* filter with a fourthleg inductor, *L*n, is used. Since this article chooses to control and analyze in the $\alpha\beta\gamma$ coordinate, \vec{u}_{ref} is decomposed into a nonzero sequence reference $\vec{u}_{\alpha\beta}$ and a zero-sequence reference \vec{u}_{γ} .

B. Reference Vector Decomposition

TPFLTPC has a total of 81 switching states, and the reference voltage vector $\vec{u}_{mathbf{right}fref}$ is usually composed of the selected switching states in sequence. However, the output of TPFLTPC can also be considered as the sum of the respective output from each leg. According to the Clarke transform, \vec{u}_{ref} can also be composed of the eight special basic switching states in Table [I.](#page-1-0) The commonality of these eight basic switching states is that only one leg outputs U_L or U_H while all remaining legs output zero. Liu et al. [\[20\]](#page-9-0) only defined six virtual nonzero sequence basic vectors for the three-leg structure and the zero-sequence components are ignored. So, in the proposed four-leg topology, we should define new virtual vectors to correct the expression of $\vec{u}_{mathbf{r}}$.

First, the vector space is divided into a nonzero sequence ABC coordinate in the $\alpha - \beta$ plane and a zero-sequence axis γ , which is perpendicular to the ABC coordinate, as shown in Fig. 4. The zero-sequence and nonzero sequence components of each basic switching state will be assigned a virtual vector. We define the nonzero sequence components of S_{1-6} as the ABC legs' basic vectors. Since leg N only generates negative zero-sequence voltage, the zero-sequence components of S_{7-8} are defined as the basic vectors of leg N. The two basic vectors of each leg are labeled with \vec{u}_{Hx} and \vec{u}_{Lx} as shown in Fig. 4. Besides, S_{1-6} also generate the additional positive zero-sequence components, \vec{u}_{Hx-y} and \vec{u}_{Lx-y} , as shown in Fig. 4(b). The magnitudes of all virtual vectors are also given in Table [I](#page-1-0) according to the Clarke transform.

Second, define $\vec{u}_{\mathbf{x}}$ as the phase vector of each leg and the relationship between \vec{u}_x and the corresponding two basic vectors, \vec{u}_{Hx} and \vec{u}_{Lx} , in *ABC* legs is shown as follows:

$$
\begin{cases} \vec{u}_{\mathbf{x}} = d_{\text{Lx}} \vec{u}_{\text{Lx}} + d_{\text{Hx}} \vec{u}_{\text{Hx}} & (x = a, b, c) \\ |\vec{u}_{\mathbf{x}}| = |\vec{u}_{\mathbf{x}0}| + \Delta u = 2d_{\text{Lx}} U_{\text{L}}/3 + 2d_{\text{Hx}} U_{\text{H}}/3 & (x = a, b, c) \\ \tag{1}
$$

where d_{0x} , d_{Lx} , and d_{Hx} here are the duty cycles of zero, U_L , and *U*_H in leg *x*, respectively. $|\vec{u}_{\text{xo}}|$ is the initial value of $|\vec{u}_{\text{xo}}|$ and Δu is the phase vector increment for each $|\vec{u}_{\text{xo}}|$. Since the fourth leg's basic vectors are 1.5 times those of the *ABC* legs, \vec{u}_n needs to be defined separately to unify all phase vector magnitude expressions. \vec{u}_n is defined by [\[32\]](#page-9-0)

$$
\begin{cases} \vec{u}_{\mathbf{n}} = 2d_{\text{Ln}}\vec{u}_{\text{Ln}}/3 + 2d_{\text{Hn}}\vec{u}_{\text{Hn}}/3 \\ |\vec{u}_{\mathbf{n}}| = |\vec{u}_{\mathbf{n}0}| + \Delta u = 2d_{\text{Ln}}U_{\text{L}}/3 + 2d_{\text{Hn}}U_{\text{H}}/3. \end{cases} (2)
$$

Therefore, the magnitude of all phase vectors can be expressed uniformly as follows:

$$
|\vec{u}_{\mathbf{x}}| = |\vec{u}_{\mathbf{x0}}| + \Delta u = 2d_{\text{Lx}}U_{\text{L}}/3 + 2d_{\text{Hx}}U_{\text{H}}/3. \tag{3}
$$

A unified expression of $|\vec{u}_x|$ will play a key role in the subsequent power control. Now, we can use the above virtual vectors to express \vec{u}_{ref} . According to Fig. 4, only S_{1-6} output the nonzero sequence basic vectors. So, \vec{u}_x ($x = a,b,c$) consisting of the nonzero sequence basic vectors in Fig. $4(a)$ will compose $\vec{u}_{\alpha\beta}$. The remaining zero-sequence virtual vectors \vec{u}_{Hx} \rightarrow \vec{u}_{Lx} \rightarrow and \vec{u}_n in Fig. 4(b) will compose \vec{u}_γ together as shown in (4). Since all the zero-sequence vectors are colinear, the zero-sequence output in the following is directly given as a scalar u_{γ} :

$$
\begin{cases}\n\vec{u}_{\alpha\beta} = \vec{u}_{\mathbf{a}} + \vec{u}_{\mathbf{b}} + \vec{u}_{\mathbf{c}} \\
|\vec{u}_{\mathbf{x}}| = 2(d_{\mathbf{L}\mathbf{x}} |\vec{u}_{\mathbf{L}\mathbf{x}_{\mathbf{x}}\gamma}| + d_{\mathbf{H}\mathbf{x}} |\vec{u}_{\mathbf{H}\mathbf{x}_{\mathbf{x}}\gamma}|)(x = a, b, c) \\
u_{\gamma} = -3 |\vec{u}_{\mathbf{n}}|/2 + \sum_{x=a,b,c} (d_{\mathbf{L}\mathbf{x}} |\vec{u}_{\mathbf{L}\mathbf{x}_{\mathbf{x}}\gamma}| + d_{\mathbf{H}\mathbf{x}} |\vec{u}_{\mathbf{H}\mathbf{x}_{\mathbf{x}}\gamma}|) \\
= -3 |\vec{u}_{\mathbf{n}}|/2 + \sum_{x=a,b,c} (|\vec{u}_{\mathbf{x}}|/2).\n\end{cases} (4)
$$

We notice that \vec{u}_{Lx} and $\vec{u}_{\text{Lx-}\gamma}$ or $\vec{u}_{\text{Lx-}\gamma}$ and $\vec{u}_{\text{Lx-}\gamma}$ are always output at the same time. So, we can replace $|\vec{u}_{Hx}|\rangle$ and $|\vec{u}_{\text{Lx}} - \gamma|$ with $|\vec{u}_{\text{x}}|$ to simplify \vec{u}_{γ} , according to Ta-ble [I](#page-1-0) and (3). Now, \vec{u}_{ref} can be expressed only by $|\vec{u}_x|$, and Fig. [5](#page-3-0) further illustrates the above multilevel decomposition process.

Fig. 5. Reference vector multilevel decomposition.

C. Initial Phase Vector Calculation

To get the duty cycles from [\(3\),](#page-2-0) we still need $|\vec{u}_x|$. We notice that if a phase vector increment Δu is increased for each $|\vec{u}_{\text{x0}}|$, $\vec{u}_{\alpha\beta}$ and \vec{u}_{γ} both stay unchanged. As all ABC basic vectors as well as their phase vectors lie on the symmetric ABC axes, the same Δu for ABC legs will not generate a nonzero sequence component and $\vec{u}_{\alpha\beta}$ remains constant. So, $\vec{u}_{\alpha\beta}$ is determined by the three initial phase vectors $|\vec{u}_{\text{xo}}|$ ($x = a,b,c$) from the ABC legs. For \vec{u}_{γ} , we can directly bring $|\vec{u}_{\mathbf{x}}| = |\vec{u}_{\mathbf{x}0}| + \Delta u$ into u_{γ}

$$
u_{\gamma} = -3(|\vec{u}_{\text{n0}}| + \Delta u)/2 + \sum_{x=a,b,c} [(|\vec{u}_{\text{x0}}| + \Delta u)/2]
$$

= -3|\vec{u}_{\text{n0}}|/2 + \sum_{x=a,b,c} (|\vec{u}_{\text{x0}}|/2). (5)

Equation (5) shows that u_{γ} is also determined only by the constant initial phase vectors, which will be introduced next. Therefore, we only need to calculate all the $|\vec{u}_{\text{xo}}|$ and the maximum range of Δu to obtain all combinations of $|\vec{u}_{\mathbf{x} \mathbf{0}}|$ that satisfy \vec{u}_{ref} . The calculation of $|\vec{u}_{\text{xo}}|$ in the four-wire system is different from [\[20\].](#page-9-0) $\vec{u}_{\alpha\beta}$ is also decomposed into two adjoining axes first as shown in Fig. $6(a)$. Although the resulting intermediate vectors $\vec{u}_{\text{x0}}^*(x = a, b, c)$ satisfy $\vec{u}_{\alpha\beta}$, they cannot be directly used as the ABC initial vectors because the zero-sequence component produced from them is $(|\vec{u}_{\text{ao}}^*|+|\vec{u}_{\text{bo}}^*|+|\vec{u}_{\text{co}}^*|)/2$, which may not satisfy u_{γ} . In addition, each $|\vec{u}_{\mathbf{x}}|$ is less than $2U_{\rm H}/3$ according to [\(3\),](#page-2-0) and Δu_{max} can be expressed as

$$
\Delta u_{\text{max}} = 2U_{\text{H}}/3 - \text{Max}\left\{ \left| \vec{\boldsymbol{u}}_{\text{a0}} \right|, \left| \vec{\boldsymbol{u}}_{\text{b0}} \right|, \left| \vec{\boldsymbol{u}}_{\text{c0}} \right|, \left| \vec{\boldsymbol{u}}_{\text{n0}} \right| \right\}. \tag{6}
$$

Each $|\vec{u}_{\times 0}|$ should be as small as possible to obtain the maximum range of Δu , ensuring that all phase vector combinations satisfying \vec{u}_{ref} can be taken into account. $|\vec{u}_{\text{xo}}|$ can be determined by the following discussion.

1) When $(|\vec{u}_{\text{ao}}^*| + |\vec{u}_{\text{ao}}^*| + |\vec{u}_{\text{co}}^*|)/2 < u_\gamma$, we should increase the positive voltage from ABC legs. $|\vec{u}_{\text{x0}}|$ is determined in the following and the calculation process is also shown in Fig. $6(b)$:

$$
\begin{cases}\n\Delta u^* = \left(2u_\gamma - \sum_{y=a,b,c} |\vec{u}_{\mathbf{y0}}^*| \right)/3 \\
|\vec{u}_{\mathbf{x0}}| = |\vec{u}_{\mathbf{x0}}^*| + \Delta u^*(x=a,b,c)\n\end{cases} \tag{7}
$$
\n
$$
\begin{cases}\n\langle \vec{u}_{\mathbf{x0}} | = 0.\n\end{cases}
$$

TABLE II EXPRESSIONS OF DUTY CYCLES

Power direction	$P_{\rm L} > 0$ ($P_{\rm L} < 0$)				
Current polarity	$i_x > 0$ $(i_x < 0)$		$i_x \le 0$ $(i_x \ge 0)$		
\vec{u}_x	$0< \vec{u}_x <2U_L/3$	$2U_L/3 < \vec{u}_x < 2U_H/3$			
$d_{\text{Lx max}}$	$(1.5 \vec{u}_x)/U_L$	$(U_{\text{H}}-1.5 \vec{u}_{\text{x}})/(U_{\text{H}}-U_{\text{L}})$	O		
$d_{\rm Hx}$	0	$1-d_{Lx \max}$	$(1.5 \vec{u}_x)/U_{\rm H}$		
d_{0x}	$1-d_{Lx-max}$		$1-d_{\rm Hx}$		

2) When $(|\vec{u}_{\rm a0}^*|+|\vec{u}_{\rm b0^*}|+|\vec{u}_{\rm c0^*}|)/2 \ge u_\gamma$, we should use the negative voltage from the fourth leg to reduce the zerosequence voltage output, and $|\vec{u}_{\text{xo}}|$ is determined as follows:

$$
\begin{cases}\n\Delta u^* = \left(-2u_\gamma + \sum_{y=a,b,c} \left| \vec{u}_{\mathbf{y0}}^* \right| \right) / 3 \\
\left| \vec{u}_{\mathbf{x0}} \right| = \left| \vec{u}_{\mathbf{x0}}^* \right| (x=a,b,c) \\
\left| \vec{u}_{\mathbf{n0}} \right| = 0 + \Delta u^*. \n\end{cases}
$$
\n(8)

The aforementioned calculation minimizes all $|\vec{u}_{\text{xo}}|$ while ensuring the accurate output. The following part will demonstrate the process for deriving the MPDR building upon this foundation.

D. Maximum DC Port Power Control

This part presents the sorting derivative algorithm (SDA), a new algorithm to calculate the MPDR for both TPTLTPC and TPFLTPC. We can calculate the maximum range of the average port power P_L in each switching period $T_s = 1/f_s$ and then sum it cycle by cycle to obtain the MPDR, as shown in the following:

$$
MPDR = \frac{1}{N} \sum_{k=1}^{N} P_{L}(k)(N = T_{b}/T_{s}).
$$
\n(9)

The SDA determines whether to increase Δ*u* or not based on the sign of $dP_L/d\Delta u$, which is the derivative of the zero-sequence phase vector increment Δu with respect to the low-voltage port power P_L . The nonitalic symbol "d" is the differential operator and the maximum power output of U_L is chosen to illustrate the SDA. P_{L} can be expressed as follows:

$$
P_{\rm L} = U_{\rm L} \sum_{i_{\rm x} > 0} d_{\rm Lx} i_{\rm x} + U_{\rm L} \sum_{i_{\rm x} \le 0} d_{\rm Lx} i_{\rm x}.
$$
 (10)

So, (9) always holds

$$
P_{\rm L}/U_{\rm L} = \sum_{i_{\rm x}>0} d_{\rm Lx} i_{\rm x} + \sum_{i_{\rm x}\leq0} d_{\rm Lx} i_{\rm x} \leq \sum_{i_{\rm x}>0} d_{\rm Lx} i_{\rm x} \leq \sum_{i_{\rm x}>0} d_{\rm Lx-max} i_{\rm x}
$$
\n(11)

where $U_{\rm L}$ is a constant. To scale up $P_{\rm L}$, each $d_{\rm Lx}$ with $i_{\rm x} \leq 0$ should be zero and each d_{Lx} with $i_x > 0$ should be the maximum value that can be taken. According to (3) , the expressions of $d_{\text{Lx-max}}$ are summarized in Table II.

Authorized licensed use limited to: University of Pretoria. Downloaded on April 23,2024 at 09:23:15 UTC from IEEE Xplore. Restrictions apply.

Fig. 6. Initial phase vector calculation when $(|\vec{u}_{\bf a0}|+|\vec{u}_{\bf b0}|+|\vec{u}_{\bf c0}|)/2 < u_\gamma.$

To prevent the differential operator "d" and the duty cycle symbol "*d*" from being mixed up, we use $f_x(|\vec{u}_{\text{xo}}|+\Delta u)$ to represent $d_{\text{Lx-max}}$. Since $|\vec{u}_{\text{xo}}|$ has been determined in the previous section, $d_{\text{Lx-max}}$ is simply a function of Δu . As $d|\vec{u}_x|$ $= d(|\vec{u}_{\text{xo}}| + \Delta u) = d\Delta u$, P_L and $dP_L/d\Delta u$ can be expressed as

$$
\begin{cases}\nP_{\text{L}} = U_{\text{L}} \cdot \sum_{i_{x} > 0} \left[d_{\text{L}x - \max} i_{x} \right] = U_{\text{L}} \cdot \sum_{i_{x} > 0} \left[f_{x} (|\vec{u}_{x}|) i_{x} \right] \\
\frac{\mathrm{d}P_{\text{L}}}{\mathrm{d}\Delta u} = U_{\text{L}} \cdot \sum_{i_{x} > 0} \left[\frac{\mathrm{d}f_{x} (|\vec{u}_{x}|)}{\mathrm{d}\Delta u} i_{x} \right].\n\end{cases} \tag{12}
$$

By Table [II,](#page-3-0) $df_x/d\Delta u$ is a piecewise constant function [\[32\]](#page-9-0)

$$
\frac{\mathrm{d}f_x(|\vec{u}_\mathbf{x}|)}{\mathrm{d}\Delta u} = \begin{cases} \frac{3}{2U_\mathrm{L}} & 0 < \Delta u + |\vec{u}_\mathbf{x}\mathbf{0}| < \frac{2U_\mathrm{L}}{3} \\ -\frac{3}{2(U_\mathrm{H} - U_\mathrm{L})} & \frac{2U_\mathrm{L}}{3} < \Delta u + |\vec{u}_\mathbf{x}\mathbf{0}| < \frac{2U_\mathrm{H}}{3} .\end{cases} \tag{13}
$$

When Δu is equal to the breakpoint $(2U_{L}/3-|\vec{u}_{\times 0}|)$ of $df_x/d\Delta u$, $df_x/d\Delta u$ changes from positive to negative, and $|\vec{u}_x|$ $= 2U_{\rm L}/3$. The order of all $|\vec{u}_{\rm x}|$ exceeding $2U_{\rm L}/3$ is only determined by $|\vec{u}_{\text{xo}}|$ because all initial phase vectors increase by Δu simultaneously. $df_x/d\Delta u$ with a larger $|\vec{u}_{\text{xo}}|$ will change its sign earlier. As a linear combination of $df_x/d\Delta u$, $dP_L/d\Delta u$ will also decrease and share the same breakpoints with all $df_x/d\Delta u$ (*i*_x > 0). So, $dP_L/d\Delta u$ is also a piecewise constant function that decreases segment by segment with the increase of Δu . Such mathematical properties make it possible to obtain the MPDR with some simple calculations. The actual calculations contain the following cases [\[32\].](#page-9-0)

- 1) When $dP_L/d\Delta u|_{\Delta u} = 0 \leq 0$, the value of $dP_L/d\Delta u$ decreases segment by segment. So, $dP_L/d\Delta u \leq 0$ always holds and Δu should be zero.
- 2) When $dP_L/d\Delta u|_{\Delta u} = \Delta u$ _{max} ≥0, $dP_L/d\Delta u$ ≥0 always holds and Δu should be Δu_{max} .
- 3) When $dP_L/d\Delta u|_{\Delta u} = 0 > 0$ and $dP_L/d\Delta u|_{\Delta u} = \Delta u$ max \leq 0, only $|\vec{u}_{\text{xo}}|$ that matches both $i_{x} > 0$ and $|\vec{u}_{\text{xo}}| \le 2U_{\text{L}}/3$ may change the sign of $dP_L/d\Delta u$. From (12) and (13), if their $df_x/d\Delta u$ decreases, $dP_L/d\Delta u$ will also decrease. So, pick all $|\vec{u}_{\text{xo}}|$ satisfying the above two requirements and check whether $dP_L/d\Delta u$ will change its sign at the breakpoint $\Delta u_{\text{temp}} = 2U_{\text{L}}/3$ - $|\vec{u}_{\text{xo}}|$. The calibration can be repeated in the order of Δu_{temp} from smallest to largest. Δu _{temp} that changes the sign of $dP_L/d\Delta u$ can easily be found but it still has to be compared with Δu_{max} . The optimal Δu that maximizes P_L should be the smaller

of Δu_{temp} and Δu_{max} to ensure that no $|\vec{u}_{\text{xo}}|$ exceeds $2U_H/3$.

For the case of maximum power input, only reserve d_{Lx} satisfies $i_x < 0$ in [\(10\).](#page-3-0) Correspondingly, the Δu that minimizes $P_{\rm L}$ should change $dP_{\rm L}/d\Delta u$ from negative to positive while the rest of the calculation remains the same. The key to SDA is the unified phase vector expression and the unchanged ac output with the synchronization change of all the phase vectors. It is obvious that both the expression of $|\vec{u}_x|$ and the port power expression P_L in TPTLTPC are completely consistent with the topology proposed. So, the SDA can be applied to the existing TPTLTPC.

According to SDA, the role of i_n in transferring energy is as important as the ABC leg currents. It indicates that the fourth leg also has the potential to actively expand the MPDR. Section III will discuss the necessity of this power expansion mode and the steps to realize it.

III. POWER RANGE EXPANSION

While the SDA can determine the optimal duty cycle combination for achieving the MPDR, it is important to note that the MPDR is inherently limited by the leg currents i_x according to [\(11\).](#page-3-0) The most challenging scenario arises under no-load conditions, where all leg currents are minimal, leading to a significant reduction in MPDR. This problem occurs in both TPTLTPC and TPFLTPC. Consequently, a novel power expansion mode becomes essential to mitigate the impact of light-load conditions on the power transfer capabilities. In scenarios where acquiring additional currents from the ac port is challenging, an alternative approach is to source currents within the converter. This is difficult for TPTLTPC because its three leg currents are determined only by the ac loads. But it can be achieved using a common *LC* or *LCL* filter in TPFLTPC, where the filter capacitors are connected parallel to the ac port's zero-sequence circuit. By disconnecting this zero-sequence circuit, the filter can independently generate the required additional zero-sequence current i_n under \vec{u}_{γ} , as shown in Fig. [7\(a\).](#page-5-0) Under these conditions, TPFLTPC operates in a three-wire configuration, as depicted in Fig. [7\(b\),](#page-5-0) with outputs through the nonzero sequence circuit akin to a traditional three-leg converter.

Fig. 7. Equivalent output circuit with the breaker off. (a) Independent zero-sequence filter circuit. (b) Nonzero sequence ac output circuit.

TABLE III THEORETICAL ANALYSIS PARAMETERS

Parameters	Ouantity		
Input voltage $U_{\rm H}$, $U_{\rm L}$	600 V, 0-580 V		
Output voltage U_0	311 V		
Output frequency fb	50 Hz		
Output power factor φ _o	$-\pi-\pi$		
Zero-sequence frequency f_n	$50 - 2000$ Hz		
Zero-sequence current I_n	$0 - 30$ A		
Filter Capacitor Cf	$11 \mu f$		
Filter Inductor L_{abc} , L_n	$700 \mu H$, 1.1 mH		
Three-phase light load	600 VA		
Three-phase heavy load	$3 \text{ kW } (\varphi_{0} = 0)$		

This proposed mode is particularly effective for three-phase three-wire loads, which typically do not involve the zerosequence load current *i*on. Despite certain load limitations, the mode benefits from the use of standard components found in complete power systems, such as an *LC* or *LCL*-type filter and a circuit breaker, ensuring system compactness. In this setup, the fourth leg functions as an auxiliary element, broadening the power transfer range. We consider this power expansion mode as a supplementary approach to the standard four-wire operation. The parameters for the subsequent discussions are detailed in Table III. For the light-load conditions, the apparent power S_0 is set at 600 VA, and an additional 3 kW load is used to evaluate whether the proposed power expansion mode can effectively enhance the MPDR under heavy load conditions.

A. Zero-Sequence Circuit

The zero-sequence loop of the filter is separated in Fig. $7(a)$, and the capacitor current *i*_{cx} consists of *i*_{cx} $\alpha \beta$ and *i*_{cx} $\gamma = -i_n/3$. The circuit in Fig. 7(a) is equivalent to an *LCR* series load, where $L_{\text{eq}} = L_{\text{abc}}/3 + L_{\text{n}}$, $C_{\text{eq}} = 3C_{\text{f}}$, and $R_{\text{eq}} = (R_{\text{abc}} + R_{\text{f}})/3 + R_{\text{n}}$. The resonant frequency f_r is $1/(2\pi\sqrt{L_{eq}C_{eq}})$. Since i_n cannot flow in the nonzero sequence circuit of the ac port, i_n can be any controllable waveform. To simplify the control, a sine waveform is chosen in this article, which means that the zero-sequence output u_{γ} in a steady state is also a sine waveform. i_n can be controlled by a simple PR controller or even an open loop.

Fig. 8. Power fluctuation in P_L caused by φ_n .

B. Parameters of iⁿ

Under the above premise, i_n and u_γ can be expressed as follows:

$$
\begin{cases}\ni_{\mathbf{n}} = I_{\mathbf{n}} \cos(w_{\mathbf{n}} t + \varphi_{\mathbf{n}}) = U_{\gamma} / |Z_{\mathbf{n}}| \cdot \cos(w_{\mathbf{n}} t + \varphi_{\mathbf{n}}) \\
u_{\gamma} = -U_{\gamma} \cos(w_{\mathbf{n}} t + \varphi_{\mathbf{n}} + \varphi_{Z_{\mathbf{n}}}) \\
Z_{\mathbf{n}}(w_{\mathbf{n}}) = R_{\mathbf{eq}} + j [w_{\mathbf{n}} L_{\mathbf{eq}} - 1 / (w_{\mathbf{n}} C_{\mathbf{eq}})].\n\end{cases} (14)
$$

The closer the f_n is to f_r , the smaller the zero-sequence output to generate I_n . The change in u_γ will affect the calculation results of the SDA. If $I_n = 3$ A and $f_n = 50$ Hz, the U_γ required is $I_n*|Z_n(50 \text{ Hz})| = 285 \text{ V}$. As U_H is usually about 600 V, it is a great challenge to the converter's zero-sequence output capability. In addition, the extra zero-sequence voltage on the capacitor is 286 V. Therefore, whether to decrease U_{γ} or to reduce the capacitor voltage stress, *f*ⁿ should not be set too small. It is better for f_n to be close to f_r , thus reducing $|Z_n(f_n)|$.

For the zero-sequence initial phase φ_n , since f_n does not always satisfy $f_n = k * f_b$ (*k* is a positive integer), it is meaningless to set φ_n . Because, for ABC legs, $i_x = [i_{cx\alpha\beta}(f_b) + i_{ox}(f_b)] - i_n(f_n)/3$ and the converters currents are no longer periodic waveforms. So, the MPDR will change in adjacent fundamental cycles. This power fluctuation can be considered to be caused by the change of φ_n in adjacent fundamental cycles as shown in the following:

$$
\begin{cases} t = t^* + 1/f_{\rm b} \\ \varphi_{\rm n} = \text{Mod}(\varphi_{\rm n}^* + 2\pi f_{\rm n}/f_{\rm b}, 2\pi). \end{cases} \tag{15}
$$

Since higher leg currents may cause higher power fluctuation, Fig. 8 shows the influence of φ_n on the MPDR with different f_n under the heavy-load condition ($P_{\text{o}} = 3$ kW). When f_{n} is low, MPDR_{pk-pk} is larger, but when f_n is near f_r , MPDR will only fluctuate within a small range, e.g., only $MPDR_{pk-pk} = 12$ W at $f_n = 580$ Hz. Therefore, the increase of f_n can also significantly weaken the power fluctuation caused by φ_n . At the same time, to exclude the interference of φ_n , the theoretical calculations will be weighted and summed as shown in the following:

$$
\text{MPDR}(f_n, I_n) = \frac{\Delta \varphi_n}{2\pi} \cdot \sum_{k=1}^{2\pi/\Delta \varphi_n} \text{MPDR}(f_n, I_n, k\Delta \varphi_n).
$$
\n(16)

Fig. 9. Relationship between MPDR and f_n while $\varphi_o = 0$, $P_o = 600$ W, and $U_{\rm L} = 500$ V.

Fig. 10. Relationship among MPDR, U_L and φ_o while $S_o = 600$ VA, U_{L} \in [20 V,580 V], f_{n} = 500 Hz, and I_{n} = 15 A.

C. Theoretical MPDR Calculation

Fig. 9 shows the relationship between MPDR, *f*n, and *I*n. The available frequency band decreases with the increase of *I*_n. When *f*_n is too small or too large, U_{γ} exceeds the output capability of the converter. So, the points outside the working boundaries are dropped. Regardless of *f*r, MPDR always takes its maximum value at $f_n = f_r$. When f_n is near f_r , MPDR basically does not change with f_n . This means that for a given I_n , f_n can be appropriately lowered for higher f_s/f_n . Too low f_s/f_n will reduce the quality of i_n and affects the accuracy of the theoretical prediction.

Fig. 10 illustrates the relationship among MPDR, φ _o, and *U*L. To more clearly demonstrate the increase of MPDR, Fig. 11 displays the calculation results for both light and heavy loads under the unit output power factor $\varphi_{0} = 0$. MPDR is, indeed, significantly affected when the load is reduced. When $I_n = 0$ A and *U*^L = 580 V, MPDR reduced from (3435 W, −628 W) to (805 W, −247 W). But after adding *i*n, the MPDR increases significantly at all working points. When $I_n = 4$ A, the MPDR under the light-load condition increases by 62.3%–209.8% and 12.5%–73.9% for the heavy-load condition both in two power directions. Sometimes, the MPDR under the light-load condition even exceeds the MPDR without *i*ⁿ under the heavy-load condition when $U_L < 400$ V and $P_L > 0$. Therefore, using i_n

Fig. 11. Comparison of the MPDR under two different loads while φ ^o $= 0$ and $f_{\rm n} = 500$ Hz.

Fig. 12. Experimental platform.

TABLE IV EXPERIMENTAL PARAMETERS

Symbol	Quantity		
Input voltage $U_{\rm H}$, $U_{\rm L}$	$600 V, 0 - 580 V$		
Output voltage U_0	311 V		
Output frequency f_b	50 Hz		
Switching frequency f_s	20 kHz		
Zero-sequence frequency f_n	[500, 700] and [820, 900] Hz		
Zero-sequence current I_n	$0 - 6$ A		
Filter Capacitor Cf	$11 \mu F$		
Filter Inductor L_{abc} , L_n	$700 \mu H$, 1.1 mH		
Unbalanced rectifier load	400 W		
Balanced rectifier load	1.1 kW		
Three-phase resistive loads	600 W, 3 kW		

to ensure the power transfer is remarkably effective, and i_n can also be used to further expand the MPDR.

IV. EXPERIMENTAL VERIFICATION

To verify the effectiveness of the proposed topology and associated strategies, Fig. 12 shows the prototype and the experimental platform. For simulating two independent dc sources, two programmable power supplies have been utilized. Each leg of the prototype comprises of four discrete insulated-gate bipolar transistors (IGBTs), and the implementation of closed-loop control is using a digital signal processor (DSP). The detailed parameters pertaining to the experimental platform are provided in Table IV. The control block diagram is shown in Fig. [13.](#page-7-0) When the load

Fig. 13. Control diagram for different scenarios.

Fig. 14. Load waveforms for the rectifier loads. (a) Unbalanced rectifier load. (b) Balanced rectifier load.

Fig. 15. Steady-state waveforms in the power expansion mode while $I_N = 6$ A, $f_n = 500$ Hz, and $P_o = 600$ W. (a) Load voltages v_{ox} ($x =$ *a*,*b*,*c*) and *i*_n. (b) Capacitor voltages v_{cx} ($x = a,b,c$) and *i*_n.

is nonlinear, the external voltage loops generate the reference vector of the internal current loops. The voltage controllers used are repetitive controllers. It is well known that the repetition controller has good tracking performance for periodic signals and the current controllers are proportional controllers. When operating in the power range expanded mode, the zero-sequence control loop is changed to a current loop to control i_n . Since i_n in this article is a sinusoidal waveform, a PR controller is a good choice. If more simplification of the control loop is required, the zero-sequence controller even can be replaced by an open loop. After it is determined, all duty cycles will be calculated based on the reference of the port power direction and the SDA. Finally, all driving signals are generated by modulation.

A. Experimental Waveforms

Figs. 14–16 show the steady-state output waveforms under four different loads. Table V tabulates the corresponding total harmonic distortion (THD) and the voltage unbalanced factor (VUF). The fast fourier transform (FFT) analysis shows that

Fig. 16. Steady-state waveforms in the power expansion mode while $I_N = 6$ A, $f_n = 500$ Hz, and $P_o = 3$ kW. (a) Load voltages v_{ox} ($x = a,b,c$) and i_n . (b) Capacitor voltages v_{cx} ($x = a,b,c$) and i_n .

TABLE V MEASURED THD AND VUF FOR LOAD VOLTAGES

Load type	THD $(\%)$			VUF $(\%)$	
	А	B	C	VUF _{neg}	VUF _v
Unbalanced Rec. load	1.61	1.74	1.71	0.12	0.19
Balanced Rec. load	2.20	2.15	2.30	0.30	0.16
Balanced heavy Res. load	1.54	1.64	1.35	0.13	0.17
Balanced light Res. load	1.63	1.61	1.68	0.12	0.13

the load voltages of the unbalanced rectifier load contain 3rd, 5th, 7th, and 9th-order harmonics, while the balanced rectifier load mainly includes 5th and 7th-order harmonics. Waveforms are overall satisfactory for two nonlinear loads. THD and VUF under the balanced rectifier load are slightly higher because the controllers have not been further optimized. THD is less than 2.3% and VUF is less than 0.3%. For the linear loads in the power expansion mode, the load voltages are of good quality. Considering that *i*ⁿ does not flow on the load side, there is no need for a too-high waveform quality of *i*n. Therefore, to verify the feasibility of the proposed working mode, the simplest zero-sequence open loop is chosen. As shown in Figs. $15(a)$ and $16(a)$, I_N and f_n are still basically stabilized at 6 A and 500 Hz. Figs. 15(b) and 16(b) also show the additional capacitor voltages due to i_n . The capacitor voltages only increase by about 54 V. If f_n is larger, the additional zero-sequence voltages will be reduced. Therefore, when using the power expansion mode, I_N should be determined first based on the most important power demand and subsequently decide the appropriate f_n based on the rated voltage of the capacitors, so that the MPDR can be expanded without too high voltage stress and overly affecting the lifetime of the capacitors.

B. Experimental MPDR

Figs. [17–20](#page-8-0) show the experimental results of the MPDR for the above four loads, respectively. The theoretical results of the nonlinear loads are derived from the simulation model with parasitic parameters. Given that it is difficult to accurately simulate the actual converter and the nonlinear loads, the errors in Fig. [17](#page-8-0) are slightly larger. The maximum absolute errors are 25.5 W (7.1%, *U*^L < 300 V) and 53 W (4.4%, *U*^L > 300 V), respectively. In addition to the model, current sampling accuracy

Fig. 17. Theoretical and experimental results of MPDR under the rectifier loads.

Fig. 18. Relationship between MPDR and f_n with different I_n when P_o $= 600$ W and $U_L = 400$ V.

Fig. 19. Theoretical and experimental results of MPDR under the linear heavy load ($P_o = 3$ kW) while $f_n = 500$ Hz.

Fig. 20. Theoretical and experimental results of MPDR under the linear light load ($P_o = 600$ W) while $f_n = 500$ Hz.

and component parameter deviations are two other major sources of the errors.

Fig. 18 shows the experimental MPDR for the power expansion mode under the light-load condition. Since the MPDR in this case can be easily obtained by numerical calculation, the errors are significantly reduced. The maximum absolute error in Fig. 18 is 38.34 W(3.6%). When f_n is too close to f_r , the zero-sequence output is less than 6 V and it is difficult to guarantee the accuracy of the output. *i*ⁿ contains a small resonant current, which enlarges the leg currents. So, the experimental results are slightly larger when *f*ⁿ approaches*f*r. The unexpected resonant current is good for increasing the MPDR but for more accurate power control, working points from 700 to 820 Hz are dropped. Sometimes, a slight reduction in f_n for increasing $|Z_n|$ is also necessary. So, f_n is set to 500 Hz in Figs. 19 and 20 while U_L changes from 25 to 550 V. The maximum absolute errors in Figs. 19 and 20 are only 27.4 W(2.5%) and 60.9 W(1.5%), respectively. When I_n increases from zero to 6 A, the experimental MPDR under the light-load condition increases from 10–760 W to 45–1603 W and from −33∼−249 W to −72∼−1040 W in two power directions, respectively. The MPDR is significantly increased for all U_L working points. For the heavy-load condition with $I_n = 6$ A, the experimental MPDR increases from 27∼3267 W to 45∼3950 W and from $-149\sim$ −641 W to −167 \sim −1340 W. Although the effect is not as significant as in the light-load condition, the expansion of the MPDR is still considerable.

V. CONCLUSION

The incorporation of a T-type fourth leg had greatly improved the converter's compliance with nonlinear loads. The shifted 3-D vector space had been split between components with zero-sequence and those with nonzero sequence. Through the analysis of the eight basic switching states, we defined new virtual vectors that comprehensively represented the reference vector. After that, a novel phase vector for the fourth leg was defined separately and the zero-sequence output expression had also been thoroughly examined. Under the unified phase vector magnitude expression, the phase vector increment Δ*u* retained its usefulness for the MPDR's derivation with a precise specification. The optimal Δu for achieving the MPDR was ascertained through an expanded scaling and derivation of the power expression. This scaling process skillfully correlated port power with Δu , while the derivation process clarified Δu 's influence on port power and established the principles for selecting Δ*u*. The straightforward and logical mathematical foundation of the SDA rendered it suitable for other topologies with three-level legs, provided that there was a consistent phase vector magnitude expression and a synchronized increment Δ*u* that maintained the integrity of the reference vector. Given the obvious limitation on MPDR from the light-load conditions, a novel power expansion mode had been proposed, which significantly increased the MPDR by supplementing leg currents without additional components. Notably, the zero-sequence current i_n had many possible waveforms other than the most common sinusoidal form, indicating an untapped reservoir of MPDR potential within this mode. A 3-kW prototype had been used to validate the proposed methodology, and empirical findings have confirmed the viability and accuracy of the proposed strategies.

REFERENCES

- [1] B. K. Bose, "Global energy scenario and impact of power electronics in 21st century," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2638–2651, Jul. 2013, doi: [10.1109/TIE.2012.2203771.](https://dx.doi.org/10.1109/TIE.2012.2203771)
- [2] B. K. Bose, "Energy, environment, and advances in power electronics," *IEEE Trans. Power Electron.*, vol. 15, no. 4, pp. 688–701, Jul. 2000, doi: [10.1109/63.849039.](https://dx.doi.org/10.1109/63.849039)
- [3] J. Wang, K. Sun, C. Xue, T. Liu, and Y. Li, "Multi-port DC-AC converter with differential power processing DC-DC converter and flexible power control for battery ESS integrated PV systems," *IEEE Trans. Ind. Electron.*, vol. 69, no. 5, pp. 4879–4889, May 2022, doi: [10.1109/TIE.2021.3080198.](https://dx.doi.org/10.1109/TIE.2021.3080198)
- [4] X. Chen, L. Yan, X. Zhou, and H. Sun, "A novel DVR-ESS-embedded wind-energy conversion system," *IEEE Trans. Sustain. Energy*, vol. 9, no. 3, pp. 1265–1274, Jul. 2018, doi: [10.1109/TSTE.2017.2781287.](https://dx.doi.org/10.1109/TSTE.2017.2781287)
- [5] J. De Matos, F. E. Silva, and L. Ribeiro, "Power control in AC isolated microgrids with renewable energy sources and energy storage systems, *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3490–3498, Jun. 2015, doi: [10.1109/TIE.2014.2367463.](https://dx.doi.org/10.1109/TIE.2014.2367463)
- [6] J. Wang, H. Wu, T. Yang, L. Zhang, and Y. Xing, "Bidirectional three-phase DC–AC converter with embedded DC–DC converter and carrier-based PWM strategy for wide voltage range applications," *IEEE Trans. Ind. Electron.*, vol. 66, no. 6, pp. 4144–4155, Jun. 2019, doi: [10.1109/TIE.2018.2866080.](https://dx.doi.org/10.1109/TIE.2018.2866080)
- [7] A. K. Bhattacharjee and I. Batarseh, "An interleaved boost and dual active bridge-based single-stage three-port DC–DC–AC converter with sine PWM modulation," *IEEE Trans. Ind. Electron.*, vol. 68, no. 6, pp. 4790–4800, Jun. 2021, doi: [10.1109/TIE.2020.2992956.](https://dx.doi.org/10.1109/TIE.2020.2992956)
- [8] S. Neira, J. Pereda, and F. Rojas, "Three-port full-bridge bidirectional converter for hybrid DC/DC/AC systems," *IEEE Trans. Power Electron.*, vol. 35, no. 12, pp. 13077–13084, Dec. 2020, doi: [10.1109/TPEL.2020.2990667.](https://dx.doi.org/10.1109/TPEL.2020.2990667)
- [9] Z. Huang, D. Zhou, L. Wang, Z. Shen, and Y. Li, "A review of single-stage multiport inverters for multisource applications," *IEEE Trans. Power Electron.*, vol. 38, no. 5, pp. 6566–6584, May 2023, doi: [10.1109/TPEL.2023.3234358.](https://dx.doi.org/10.1109/TPEL.2023.3234358)
- [10] E. Fedele, D. Iannuzzi, P. Tricoli, and A. D. Pizzo, "NPC-based multi-source inverters for multimode DC rail traction systems," *IEEE Trans. Transp. Electrific.*, vol. 9, no. 1, pp. 1289–1299, Mar. 2023, doi: [10.1109/TTE.2022.3175097.](https://dx.doi.org/10.1109/TTE.2022.3175097)
- [11] D. Zhou, K. Luo, Z. Shen, and J. Zou, "Vector-space-decomposition-based power flow control of single-stage-multiport-inverter-fed PMSM drive for hybrid electric vehicles," *IEEE Trans. Ind. Electron.*, early access, Oct. 18, 2023, doi: [10.1109/TIE.2023.3322004.](https://dx.doi.org/10.1109/TIE.2023.3322004)
- [12] L. Dorn-Gomba, P. Magne, B. Danen, and A. Emadi, "On the concept of the multi-source inverter for hybrid electric vehicle powertrains, *IEEE Trans. Power Electron.*, vol. 33, no. 9, pp. 7376–7386, Sep. 2018, doi: [10.1109/TPEL.2017.2765247.](https://dx.doi.org/10.1109/TPEL.2017.2765247)
- [13] L. Dorn-Gomba, J. Guo, and A. Emadi, "Multi-source inverter for powersplit hybrid electric powertrains," *IEEE Trans. Veh. Technol.*, vol. 68, no. 7, pp. 6481–6494, Jul. 2019, doi: [10.1109/TVT.2019.2915173.](https://dx.doi.org/10.1109/TVT.2019.2915173)
- [14] H. Wu, L. Zhu, F. Yang, T. Mu, and H. Ge, "Dual-DC-port asymmetrical multilevel inverters with reduced conversion stages and enhanced conversion efficiency," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2081–2091, Mar. 2017, doi: [10.1109/TIE.2016.2625772.](https://dx.doi.org/10.1109/TIE.2016.2625772)
- [15] J. Wang, Y. Xing, H. Wu, and T. Yang, "A novel dual-DC-port dynamic voltage restorer with reduced-rating integrated DC–DC converter for widerange voltage sag compensation," *IEEE Trans. Power Electron.*, vol. 34, no. 8, pp. 7437–7449, Aug. 2019, doi: [10.1109/TPEL.2018.2882534.](https://dx.doi.org/10.1109/TPEL.2018.2882534)
- [16] J. Wang, K. Sun, H. Wu, L. Zhang, J. Zhu, and Y. Xing, "Quasitwo-stage multifunctional photovoltaic inverter with power quality control and enhanced conversion efficiency," *IEEE Trans. Power Electron.*, vol. 35, no. 7, pp. 7073–7085, Jul. 2020, doi: [10.1109/TPEL.2019.](https://dx.doi.org/10.1109/TPEL.2019.2956940) [2956940.](https://dx.doi.org/10.1109/TPEL.2019.2956940)
- [17] H. Wu, J. Wang, T. Liu, T. Yang, and Y. Xing, "Modified SVPWMcontrolled three-port three-phase AC–DC converters with reduced power conversion stages for wide voltage range applications," *IEEE Trans. Power Electron.*, vol. 33, no. 8, pp. 6672–6686, Aug. 2018, doi: [10.1109/TPEL.2017.2761906.](https://dx.doi.org/10.1109/TPEL.2017.2761906)
- [18] J. Wang, K. Sun, D. Zhou, and Y. Li, "Virtual SVPWM-based flexible power control for dual-DC-port DC–AC converters in PV–battery hybrid systems," *IEEE Trans. Power Electron.*, vol. 36, no. 10, pp. 11431–11443, Oct. 2021, doi: [10.1109/TPEL.2021.3074059.](https://dx.doi.org/10.1109/TPEL.2021.3074059)
- [19] C. Liu, C. Xu, J. Ruan, L. Jin, L. Bao, and Y. Deng, "A vector control strategy for a multi-port bidirectional DC/AC converter with emphasis on power distribution between DC sources," in *Proc. IEEE 45th Annu. Conf. Ind. Electron. Soc.*, 2019, pp. 1579–1584, doi: [10.1109/IECON.2019.8927266.](https://dx.doi.org/10.1109/IECON.2019.8927266)
- [20] C. Liu, J. Ruan, G. Li, Y. Deng, and X. He, "A space vector modulation strategy for maximum port power distribution range in a threeport three-phase converter," in *Proc. IEEE 9th Int. Power Electron. Motion Control Conf.*, 2020, pp. 2380–2384, doi: [10.1109/IPEMC-ECCEA](https://dx.doi.org/10.1109/IPEMC-ECCEAsia48364.2020.9368055)[sia48364.2020.9368055.](https://dx.doi.org/10.1109/IPEMC-ECCEAsia48364.2020.9368055)
- [21] L. Zhang, H. Yang, Y. Tang, J. Pou, and L. M. Tolbert, "Decoupled modulation with common-mode load-voltage control for three-phase four-leg three-level inverter," *IEEE Trans. Ind. Electron.*, vol. 69, no. 8, pp. 8594–8598, Aug. 2022, doi: [10.1109/TIE.2021.3104597.](https://dx.doi.org/10.1109/TIE.2021.3104597)
- [22] Q. Tabart, I. Vechiu, A. Etxeberria, and S. Bacha, "Hybrid energy storage system microgrids integration for power quality improvement using four-leg three-level NPC inverter and second-order sliding mode control," *IEEE Trans. Ind. Electron.*, vol. 65, no. 1, pp. 424–435, Jan. 2018, doi: [10.1109/TIE.2017.2723863.](https://dx.doi.org/10.1109/TIE.2017.2723863)
- [23] J. C. Olives-Camps, J. M. Mauricio, M. Barragan-Villarejo, and F. J. Matas-Diaz, "Voltage control of four-leg VSC for power system applications with nonlinear and unbalanced loads," *IEEE Trans. Energy Convers.*, vol. 35, no. 2, pp. 640–650, Jun. 2020, doi: [10.1109/TEC.2019.2957185.](https://dx.doi.org/10.1109/TEC.2019.2957185)
- [24] M. Rivera, V. Yaramasu, A. Llor, J. Rodriguez, B. Wu, and M. Fadel, "Digital predictive current control of a three-phase four-leg inverter," *IEEE Trans. Ind. Electron.*, vol. 60, no. 11, pp. 4903–4912, Nov. 2013, doi: [10.1109/TIE.2012.2219837.](https://dx.doi.org/10.1109/TIE.2012.2219837)
- [25] N. Prabhakar and M. K. Mishra, "Dynamic hysteresis current control to minimize switching for three-phase four-leg VSI topology to compensate nonlinear load," *IEEE Trans. Power Electron.*, vol. 25, no. 8, pp. 1935–1942, Aug. 2010, doi: [10.1109/TPEL.2009.2036616.](https://dx.doi.org/10.1109/TPEL.2009.2036616)
- [26] L. Zhang, H. Yang, Y. Tang, J. Pou, and L. M. Tolbert, "Decoupled modulation with common-mode load-voltage control for three-phase four-leg three-level inverter," *IEEE Trans. Ind. Electron.*, vol. 69, no. 8, pp. 8594–8598, Aug. 2022, doi: [10.1109/TIE.2021.3104597.](https://dx.doi.org/10.1109/TIE.2021.3104597)
- [27] G. Tan, J. Wei, W. Zhao, L. Qi, and X. Sun, "Application of threedimensional unbalanced coordinate transformation to stand-alone four-leg voltage-source inverter," *IEEE Trans. Power Electron.*, vol. 37, no. 10, pp. 11686–11703, Oct. 2022, doi: [10.1109/TPEL.2022.3173396.](https://dx.doi.org/10.1109/TPEL.2022.3173396)
- [28] Y. Wang, H. Yang, K. Wang, Y. Yuan, Y. Tang, and W. K. Loh, "Design methodology for filter inductors and neutral inductor in three-phase fourleg three-level inverter," in *Proc. IEEE 49th Annu. Conf. Ind. Electron. Soc.*, 2023, pp. 1–6, doi: [10.1109/IECON51785.2023.10311619.](https://dx.doi.org/10.1109/IECON51785.2023.10311619)
- [29] G. Tan, J. Wei, W. Zhao, L. Qi, and X. Sun, "Application of threedimensional unbalanced coordinate transformation to stand-alone four-leg voltage-source inverter," *IEEE Trans. Power Electron.*, vol. 37, no. 10, pp. 11686–11703, Oct. 2022, doi: [10.1109/TPEL.2022.3173396.](https://dx.doi.org/10.1109/TPEL.2022.3173396)
- [30] X. Li, Z. Deng, Z. Chen, and Q. Fei, "Analysis and simplification of three-dimensional space vector PWM for three-phase four-leg inverters, *IEEE Trans. Ind. Electron.*, vol. 58, no. 2, pp. 450–464, Feb. 2011, doi: [10.1109/TIE.2010.2046610.](https://dx.doi.org/10.1109/TIE.2010.2046610)
- [31] M. Bouzidi, S. Barkat, and A. Krama, "New simplified and generalized three-dimensional space vector modulation algorithm for multilevel fourleg diode clamped converter," *IEEE Trans. Ind. Electron.*, vol. 68, no. 10, pp. 9908–9918, Oct. 2021, doi: [10.1109/TIE.2020.3026298.](https://dx.doi.org/10.1109/TIE.2020.3026298)
- [32] J. Wu, G. Ye, S. Hu, Y. Deng, R. C. Bansal, and H. Yang, "An SVPWM strategy for power distribution in a three-phase four-leg three-port inverter," in *Proc. IEEE 49th Annu. Conf. Ind. Electron. Soc.*, 2023, pp. 1–6, doi: [10.1109/IECON51785.2023.10312602.](https://dx.doi.org/10.1109/IECON51785.2023.10312602)

Jingyuan Wu received the B.E. degree in electrical engineering and automation from the Hefei University of Technology, Hefei, China, in 2021. He is currently working toward the master's degree in power electronics and electric drives with the Department of Electrical Engineering, Zhejiang University, Hangzhou, China.

His current research interests focus on multiport converter topology and control, energy storage systems, and electric vehicles.

Shiming Hu was born in Hangzhou, China. He received the B.E. degree in electrical engineering and automation from the Hefei University of Technology, Hefei, China, in 2020. He is currently working towards the master's degree in power electronics and electric drives with the Department of Electrical Engineering, Zhejiang University, Hangzhou, China.

His current research interests include the modeling and control strategy of nonlinear inverter.

Raj M. Naidoo (Senior Member, IEEE) received the Ph.D. degree in electrical engineering from the University of Cape Town, Cape Town, South Africa, in 2008.

He is currently a Professor and the Head of the Department of Electrical, Electronic, and Computer Engineering, University of Pretoria, Pretoria, South Africa. He was the CEO and Founder of Enermatics Energy and a Board Member with Stellenbosch Wind Energy Technologies, Stellenbosch, South Africa. He has

more than 20 years of teaching, research, and industrial experience. He has authored or coauthored many research articles in various journals and conferences. His research interests in the areas of the smart grid, renewable energy, and power systems.

Abhishek Kumar (Senior Member, IEEE) received his bachelor's degree in electrical and electronics engineering from Pondicherry Central University, Puducherry, India, in 2009, the M.Tech. degree in power system from NERIST Deemed University, Nirjuli, India, in 2012, and the Ph.D. degree in electrical engineering from Zhejiang University, Hangzhou, China, in 2019.

He is currently an Assistant Professor with the College of Electrical Engineering, Zhejiang University, and the Assistant Group Head of the

Research Group for Energy Network Transition (ReGENT). With prior experience as an Assistant Professor (2012–2014) at the National Institute of Technology Yupia, Itanagar, India, and as a Postdoctoral Research Fellow (2019–2022) at Zhejiang University, his expertise spans power electronics applications in energy systems, multimicrogrids, and rural electrification.

Dr. Kumar was the recipient of the TEQIP Master's Scholarship and a Doctoral Scholarship from the Chinese Government, for his commitment to energy security and sustainability. His influential work on sustainable energy also garnered merit-based funding from Zhejiang's government in 2020. A significant contributor to the academic community, he has authored numerous publications and serves as a Reviewer for esteemed IEEE, IET, and Elsevier journals. He is an active Member of both the IEEE and IET societies.

Yan Deng (Senior Member, IEEE) received the B.E.E. degree in electrical engineering from the Department of Electrical Engineering, Zhejiang University, Hangzhou, China, in 1994, and the Ph.D. degree in power electronics and electric drives from the College of Electrical Engineering, Zhejiang University, in 2000.

He is currently a Full Professor with the College of Electrical Engineering, Zhejiang University, and the Head of the Research Group for

Energy Network Transition (ReGENT), Hangzhou. He has authored or coauthored 130 publications, many in IEEE journals, and holds more than 20 patents. His research interests include power electronics, renewable energy, and power supply systems.

Dr. Deng is an active and significant contributor to the IEEE community.