

A comparison of 3D EM and RC parasitic extraction analysis of mm-wave on-chip passives in SiGe BiCMOS LNAs

Abstract: Layout parasitics significantly impact the performance of mm-wave microelectronic circuits. These effects may be estimated by including foundry-qualified *pcell* interconnect models in schematic with or without additional RC parasitics extraction (RCPE), or by generating an EM simulation (FEM and MoM) of the layout and co-simulating with active device models. In this paper, these methods are compared at by simulating the compression (P1db), gain (S₂₁), and noise figure (NF) of a V-band LNA in 130 nm SiGe BiCMOS and comparing the results of different simulation approaches to measurements. It is found that the FEM co-simulated results agree better with the measurements than the other methods, providing a maximum error of 0.8 dB in gain, 0.18 dB in NF, and 0.6 dB in P1dB. This is a significant improvement over the errors obtained with *pcell*-based schematic (2.6 dB in gain, 0.1 dB in NF, 2.2 dB in P1db), schematic simulation with RCPE (1.55 dB in gain, 1.15 dB in NF, 0.8 dB in P1db) and MoM co-simulation (0.67 dB in gain, 0.72 in NF and 0.67 in P1db). This experiment validates the preference to FEM co-simulation in mm-wave microelectronic circuits yet would indicate that reasonably accurate first-iteration results may be obtained through a combined *pcell*-RCPE approach with significantly shorter simulation time.

Keywords: low-noise amplifier, MMIC design, mm-wave circuits, parasitic capacitance, electromagnetic simulation

1. INTRODUCTION

The mm-wave frequency spectrum (30 - 300 GHz) offers wide, contiguous bandwidth required for future communications and automotive RADAR applications¹. The high frequency of operation, however, leads to new challenges for monolithic mm-wave integrated circuit (MMMIC) design compared to monolithic microwave integrated circuit (MMIC) design. In RFCMOS and SiGe BiCMOS, electrical performance is impeded by the low-quality factors attainable by lumped components in the back-end of line (BEOL) interconnects² due, in part, to the increased impact of surface roughness and skin effect³. Even in lower frequency radio frequency integrated circuit (RFIC) devices, parasitic elements significantly affect circuit performance⁴ where bondpads, feedlines, fringing fields⁵, geometry variations such as line-edge roughness⁶ and quasi-TEM propagation⁷ are the major contributors.

The short mm-wave wavelengths allow for the use of distributed and transmission line components on-chip. These are typically modeled using 2.5D or 3D electromagnetic (EM) solvers⁸⁻¹¹, both in CMOS / SiGe BiCMOS and III-V technologies such as GaAs¹² and GaN¹³. However, the extreme aspect ratios, a multitude of thin dielectric layers, and dense via arrays often lead to impractically large mesh sizes. Feasible simulation models require major simplifications^{11 14 15}, including the segmentation of the model into small sectors¹⁶ and the application of 2.5D geometry approximations^{17 18}; all of which reduce the accuracy of the simulation. In addition to mesh generation difficulties, EM co-simulation is complicated by the interaction between microelectronic EDA tools and 3D EM tools¹⁹.

An alternative to full-wave analysis of mm-wave interconnects on-chip is RC parasitics extraction (RCPE) for inclusion in the netlist, for which several algorithms have been proposed²⁰. Quantus RC (QRC), a popular extension to the Cadence Virtuoso IC IDE, performs parasitic extraction through a 3D random walk field solver to detect interconnect capacitances and resistances²¹. On the other hand, interconnect inductance and transmission line effects (which are of greater importance in MMMIC design than MMIC design) can be accounted for by using appropriate distributed element *pcells* from the foundry PDK in schematic simulation. RC parasitics extraction with foundry *pcells* has been applied successfully at Ka-band²², V-band²³ and even W-band²⁴, despite the more recent trend to favor EM-based approaches. Mixed EM-RCPE approaches have also been proposed¹¹, while EM simulation may be used to manually extract device parasitics for circuit modeling^{25 26}. Although design kits for III-V technologies typically do contain active and distributed element *pcells*²⁷, additional RC parasitics extraction is not commonly followed in published literature. This may be due to the fact that the relevant RC parasitics extraction tools are created for CMOS EDA tools with VLSI integration in mind²⁸, while III-V design kits are typically created for RF circuit simulators such as Agilent ADS^{29 30} or NI AWR Microwave Office³¹.

A few works^{8,32} in published literature have attempted a direct comparison between EM and RCPE-based approaches to RFCMOS circuit modelling. For the 2.4 GHz LNA³², it is found that using a MoM-based EM solver leads to greater first-iteration accuracy than a pure RCPE-based approach, but that non-negligible errors persist. In addition, this study does not make use of foundry-qualified *pcells* for transmission line interconnects, as the guided wavelength is far larger than the circuit size. At K-band, RCPE extraction has been applied⁸, but found to be less accurate than 2.5D MoM solver. The study did not also consider interconnect *pcells*, nor was the FEM solver's efficacy evaluated.

In this paper, we compare the accuracy of the *pcell*-based schematic simulation, with and without additional RC parasitic extraction, to on-chip FEM and MoM simulation in predicting the performance of a 62-68 GHz LNA in 130 nm SiGe BiCMOS. Results are compared w.r.t. compression (P1db), the input reflected power S₁₁, gain (S₂₁), and noise figure (NF). The work extends on prior studies by considering higher frequencies, including distributed components and their corresponding *pcells*

in the analysis, and including measured NF in the conducting the comparison. The design and modeling approaches are presented in Section II, and are compared to measurement results in Section III. Conclusions and suggestions for future work are presented in Section IV.

2. DESIGN AND MODELING

2.1 Preliminary design and schematic simulation

The circuit under investigation, shown in Figure 1, is a V-band LNA, designed for the GlobalFoundries US 8HP process using the 7-metal layer stack. The design, based on that applied commonly in literature³³ uses two cascaded sections of HBT cascode pairs³³ with emitters dimensioned as shown in Figure 1 and with $f_t/f_{\max} = 200/260$ GHz. Distributed elements are formed as microstrip lines in the AM top metal layer suspended over a large MQ ground plane. Since the application requires the LNA to be packaged individually, GSG interface pads with 150 μm pitch, as well as DC wirebond pads, are explicitly included in the analysis. The signal pad parasitic capacitances were resonated out by connecting RF short-circuited stubs of $l = 125$ μm across the signal pads, as depicted in Figure 1.

The basic schematic simulation (Figure 1) uses foundry PDK *pcells* for the transmission line elements, the transistors, bondpads, polysilicon collector resistors, and metal insulator metal (MIM) capacitors. Ideal RF choke inductors are used in circuit schematic and were replaced in layout with PDK *rflines* as shown in Figure 2, whose layout properties are similar to distributed element inductors. This approach, which assumes ideal interconnects between pcell elements and no parasitic capacitance, results in a simulation that estimates a circuit response that is impedance matched over the band of interest to below -10 dB (Figure 7) with 1dB gain flatness bandwidth in excess of the 6 GHz under consideration (Figure 6), midband gain of 15.2 dB and NF (Figure 8) of below 7.5 dB, when biased (as shown in Figure 1) with constant base currents and powered by a source of -30 dBm. This draws a collector current equal to 4.5 mA from a 2.3 V supply.

2.2 Layout and parasitic extraction

Based on this schematic simulation, the DRC, LVS and pattern density compliant layout shown in Figure 2 is generated on the 8HP 7 metal layer back-end-of-line (BEOL). Including pads, the design occupies 1.154×0.688 mm and uses constant-current biasing.

Based on this layout, the QRC package was used to extract parasitic resistors and capacitors. From this extraction, a new netlist, which includes both *pcells* and the obtained extracted parasitic elements, is generated. These were re-analyzed in circuit simulation (in this case, SpectreRF) using the S-parameter and harmonic balance analyses.

This updated *pcell*-RCPE simulation predicts 1dB flatness gain bandwidth of ≈ 5.7 GHz, with a midband gain reduced and input reflection, increased to 15 dB and -10.95 dB respectively. The midband NF is also found to be 6.95 dB, which is much lower than what was obtained in schematic simulation using the foundry *pcells* alone.

On-chip antennas, particularly at millimeter-wave frequencies, have been called “the last barrier” in full system-on-chip (SoC) integration [1] because of the many pitfalls associated with their implementation. These challenges include the reduction in their performance because of both the small effective aperture and high silicon losses, as well as the large (and costly) chip area that they occupy. The former problem can be studied and mitigated by effective full-wave electromagnetic (EM) modeling pre-production [2], [3], whilst the latter necessitates a minimum of prototyping cycles and, consequently, a good first-iteration accuracy of 3D EM modeling.

Full-wave 3D EM modeling of large on-chip passives is complicated, complex, time-consuming and resource demanding. This is due to the extreme aspect ratios (include transmission lines of several hundred microns often connected to vias of below a micron in diameter) and a multitude of thin dielectric layers, both of which contribute to large mesh sizes. These challenges are often aggravated by surface roughness and skin depth, demanding for significant model geometries simplifications [4] such as of the omission of some dielectric layers [5]. The consequence of such simplifications is reduced first-iteration accuracy, with a deviation of several hundred MHz [5] for f_0 of resonant antennas above 60 GHz.

In this paper, we investigate how a stack-up can misguide RFIC designers w.r.t the performance estimation of mm-wave on-chip antennas during EM verification. The study is focused on the resonance frequency f_0 drift and S_{11} degradation, as a result of BiCMOS8HP stack-ups simplifications.




FIGURE 1 LNA schematic simulation of the LNA using *pcells*. The second stage is a duplicate of the first stage. All *pcells* dimensions are in μm .

2.3 EM co-simulation

For EM co-simulation, the layout in Figure 2 is first exported to GDSII and segmented into small transmission line sectors (as indicated in Figure 3) as solution of the full layout in one pass resulted in a mesh too large to solve on a PC, confirming similar observations in literature¹⁶. As sections are shielded by MQ ground planes and spaced several multiples of microstrip line height apart, minimal stray coupling between sections is anticipated. Each block is then simulated using both FEM and MoM solvers in Ansys HFSS, where MQ metallization is set as a ground plane. HFSS edge ports were placed between AM and MQ layers as depicted Figure 3, where it is also shown that the AM-M1 via stack is meshed to account for interconnect parasitics not modelled in the transistor *pcell*. Radiation boundaries were used as boundary conditions and the analysis was conducted from 62 to 68 GHz using zero-order basis functions, with the mesh size refined to the maximum frequency of interest. Foundry-qualified *pcell* data on MIM capacitors were retained, the lumped-element network approximation was considered appropriate for circuit simulation and insufficient process data was available to replicate the capacitors in FEM. The resulting S-parameters were saved as separate Touchstone files, and the interconnects replaced by their equivalent S-parameter blocks in schematic simulation as shown in Figure 4. This approach effectively replaces the distributed elements and interconnects with EM simulated blocks, noting that the layout parasitics of active devices and lumped components already form part of the foundry-

qualified *pcells*. Since the Touchstone files do not describe the DC and low-frequency AC characteristics of the n-port interconnects, appropriate DC biasing paths are created using ideal 1nH inductors with 1pF capacitors to create AC grounds as shown, to enable accurate harmonic balance analysis. The 17 fF capacitor to ground in Fig. 1 is used to provide a virtual ac ground to the 125 μm long stub, thus behaving as broadband short-circuited stub.




FIGURE 2 On-chip layout of the LNA

The FEM method predicts LNA midband gain and NF of 14.9 dB and 7.53 dB respectively, and a 1dB gain flatness bandwidth of 4.03 GHz, which is a 1.97 GHz reduction from the circuit simulation's estimate. The EM co-simulation estimates input return loss of below -13 dB across the band of interest, which is significantly lower than that estimated from *pcell* and *pcell*-RCPE schematic simulation. The MoM method, in turn, predicts an LNA midband gain of 15.53 dB with the NF of 6.7 dB, 0.72 dB less than the measured value. The MoM also predicts an improved 1dB gain flatness bandwidth as compared FEM based co-simulation, but with center frequency shifted to the low frequency side (63.41 GHz). This shift could be attributed to the inaccuracy of MoM in the modeling of the silicon substrate, while the higher gain may be due to the omission of surface roughness in the simulation.




FIGURE 3 Segmentation of the line structure for FEM simulation




FIGURE 4 Schematic simulation in which transmission lines are replaced with S-parameter files

3. MEASUREMENT AND DISCUSSION

The layout generated in Figure 2 was fabricated (shown in Figure 5) as part of a multi-project wafer run. S-parameters at -30 dBm input power were obtained using an Anritsu ME7828A VNA using single-tier LRM calibration up to the tips of the GGB 110H GSG probes. Noise figure measurements were conducted on a Rohde & Schwartz FSW50 signal analyzer, using an external Sage Millimeter STG-15 noise figure and gain test set. In both cases, external constant bias current was sourced from an HP 4155B parameter analyzer and applied through four DC needles.




FIGURE 5 Micrograph of the LNA chip under test

The *pcell* schematic simulated, RCPE and EMs co-simulated gain responses are plotted alongside the measured $|S_{21}|$ in Figure 6, while the same comparison is done for $|S_{11}|$ in Figure 7. It is evident that, although the QRC and MoM simulated results also predict a reduction in 1dB gain flatness bandwidth, the FEM based EM co-simulated response best approximates the measurement response at these frequencies (Table 1). A notable difference is that the FEM analysis predicts lower gain and reflected power magnitude at the input port, which may be attributed to consideration of radiated and dielectric loss not considered in the schematic or QRC analyses, as well as the consideration of parasitic inductance. Similarly, the four approaches are compared w.r.t. NF in Figure 8. Here, the RC extraction and MoM based simulation predicts an improved NF compared to pure schematic simulation with *pcells*, while the FEM co-simulation ultimately approximates the measurement results the best over the band of interest. The improved estimates in NF is a direct result of the improved estimate of matching network loss. Likewise, the comparison w.r.t the input-referred 1dB compression points is done in Figure 9. Although all four experiments seem to closely predict P1dB, it is again the FEM approach that best estimates compression. The midband and band-edge errors are tabulated in Table 1, alongside with similar analyses for recent RF and mm-wave integrated LNAs.




FIGURE 6 Simulation and measured result of S_{21}




FIGURE 7 Simulation and measured result of input reflection S_{11}




FIGURE 8 Simulation and measured result noise figure




FIGURE 9 Input referred 1 dB compression point

TABLE 1: LNA EM co-simulations vs. RCPE performance comparison

	(GHz)	Approach	Midband gain (dB)	Gain error, midband (dB)	1dB Gain flatness (GHz)	Gain BW error (GHz)	Midband NF (dB)	Midband NF error (dB)	Measured P1db, midband (dBm)	P1db error (dBm)
This work	65.2	Pcell schematic	15.2	0.36	>6	>2.44	7.25	0.19	-14	-2.2
	65	Pcell schematic + QRC	15	0.14	5.7	2.14	6.95	0.49	-15.4	-0.8
	65	3D EM co-sim	14.95	≈0.1	4.03	0.47	7.66	-0.23	-15.6	-0.6
	63.4	2.5D EM co-sim	15.77	0.67	>5	1.44	6.7	0.72	-16.84	0.64
8	24	3D EM co-sim	8.2	-1.6	4.4	-1.4	*	-	-	-
	23.7	Schematic + RC	4.8	1.8	1.4	1.6	*	-	-	-
32	2.5	3D EM co-sim	21.8	4.2	0.2	-0.2	2.3	-	-	-
	2.3	Schematic + RC	24	2	0.5	0.1	2.5	-	-	-
34	0-11	Schematic sim	17.2	-0.2	>10	-2.5	*	-	-	-
	0-11	3D EM co-sim	16.2	0.8	>6	1.5	*	-	-	-

- The measured Noise Figure results were not provided

All the approaches are further compared w.r.t. simulation time in Table 2, as completed on an Intel® Core™ i5 computer with 10 GByte RAM and 64-bit Windows operating system. It is evident that the FEM and MoM simulation approach requires an order of magnitude more simulation time compared to RCPE. These two methods also incur several more processing steps as compared to RCPE. Even then, it is evident that RCPE simulation is better suited to an iterative design optimization process³⁵, while FEM simulation should be reserved for final design sign-off.

TABLE 2. Post-layout simulation time span for the 2.5D/3D EM, RCPE and HFS

Experiment	Schematic	RCPE	FEM	MoM
File segmentation (min)	0	0	100	100
Analysis setup (min)	20	30	5	5
EM simulation (min)	0	0	610	480
Touchstone import (min)	0	0	45	45
Co-simulation (min)	0	6	100	100
Schematic simulation (min)	30	30	16	16
Total Run Time (min)	50	66	876	746

4. CONCLUSION

The relative accuracies of RC parasitics extraction and EM co-simulation methods are investigated for mm-wave LNA designs where foundry-qualified *pcells* of both lumped and distributed components are applied. It is found that, although RC extraction and MoM co-simulation indicate bandwidth reduction, FEM co-simulation ultimately provides the best estimates of measured gain, noise figure, and linearity (P1dB). This result validates the use of 3D EM co-simulation tools for increasing first-iteration prototyping accuracy in MMMICs but also highlights the increased computational cost. The combined *pcell* and RCPE approach is shown to require an order of magnitude less simulation time, whilst providing reasonably accurate data for optimization of first-pass designs. In particular, it is shown that the addition of RCPE to *pcell* analysis improves the performance estimate significantly with only a minor penalty in additional simulation time. Future work will extend this comparison to III-V processes such as GaAs or GaN, though the addition of RC parasitics extraction would be subject to the availability of process data implemented for a suitable RC parasitics extraction tool. In addition, the applicability of this approach to different LNA circuits such as differential LNA^{36,37} and single-ended multistage LNA³⁸ (not just simple two-stage cascade designs), as well as to mm-wave power amplifiers, should be investigated in future work.

5. REFERENCES

1. Park C, Rappaport TS. Short-Range Wireless Communications for Next-Generation Networks: UWB, 60 GHz Millimeter-Wave WPAN, And ZigBee. *Wirel Commun.* 2007;14(4):70–78. doi:10.1109/MWC.2007.4300986

2. Stander T. A review of key development areas in low-cost packaging and integration of future E-band mm-wave transceivers. In: *IEEE AFRICON 2015*. Addis Ababa, Ethiopia,; 2015:234-238.
3. Gold G, Helmreich K. A Physical Surface Roughness Model and Its Applications. *IEEE Trans Microw Theory Tech*. 2017;PP(99):1-13. doi:10.1109/TMTT.2017.2695192
4. El-Desouki MM, Abdelsayed SM, Deen MJ, Nikolova NK, Haddara YM. The Impact of On-Chip Interconnections on CMOS RF Integrated Circuits. *IEEE Trans Electron Devices*. 2009;56(9):1882-1890. doi:10.1109/TED.2009.2026194
5. Tehrani S, Nair V, Weitzel CE, Tam G. The effects of parasitic capacitance on the noise figure of MESFETs. *IEEE Trans Electron Devices*. 1988;35(5):703-706. doi:10.1109/16.2517
6. Yu W, Zhang Q, Ye Z, Luo Z. Efficient statistical capacitance extraction of nanometer interconnects considering the on-chip line edge roughness. *Microelectron Reliab*. 2012;52(4):704-710. doi:10.1016/j.microrel.2011.11.012
7. Bahl IJ. *Lumped Elements for RF and Microwave Circuits*. Artech House; 2003.
8. Parada ER, Tanner S, Botteron C, Farine PA. Design experiences of a CMOS LNA for mm-waves. In: *6th Conference on Ph.D. Research in Microelectronics Electronics*. ; 2010:1-4.
9. Wang G, Ding H, Bavisi A, Lam K, Mina E. On-Chip 3-D Model for Millimeter-Wave T-Lines with Gap Discontinuity in BiCMOS Technology. In: *2007 Asia-Pacific Microwave Conference*. ; 2007:1-4. doi:10.1109/APMC.2007.4554949
10. Kraemer M, Dragomirescu D, Plana R. Accurate Electromagnetic Simulation and Measurement of Millimeter-wave Inductors in Bulk CMOS Technology. In: *IEEE Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems 2010*. New Orleans, United States; 2010. <https://hal.archives-ouvertes.fr/hal-00449465>. Accessed December 17, 2018.
11. Pellerano S, Palaskas Y, Soumyanath K. A 64 GHz LNA With 15.5 dB Gain and 6.5 dB NF in 90 nm CMOS. *IEEE J Solid-State Circuits*. 2008;43(7):1542-1552. doi:10.1109/JSSC.2008.922395
12. Yuan Y, Zhong Z, Guo Y, Mu S. A novel hybrid parameter extraction method for GaAs/GaN HEMT modeling with electromagnetic analysis. In: *2015 Asia-Pacific Microwave Conference (APMC)*. Vol 2. ; 2015:1-3. doi:10.1109/APMC.2015.7413224
13. Broznic A, Blecic R, Baric A. A 2.5-GHz GaN power amplifier design and modeling by circuit-electromagnetic co-simulation. In: *2012 Proceedings of the 35th International Convention MIPRO*. ; 2012:78-82.
14. Wang Y, Liu J, Li JL, Chin A. High-gain DR circular patch on-chip antenna based on standard CMOS technology for millimeter-wave applications. In: *2014 IEEE International Workshop on Electromagnetics (IWEM)*. IEEE; 2014:159-160. doi:10.1109/IWEM.2014.6963685
15. Johannsen U, Smolders AB, Mahmoudi R, Akkermans JAG. Substrate loss reduction in antenna-on-chip design. In: *2009 IEEE Antennas and Propagation Society International Symposium*. IEEE; 2009:1-4. doi:10.1109/APS.2009.5172243
16. Jang B-JJ, Yom I-BY, Lee S-PL. Millimeter Wave MMIC Low Noise Amplifiers Using a 0.15 um Commercial pHEMT Process. *ETRI J*. 2002;24(3):190-196. doi:10.4218/etrij.02.0102.0302
17. Ryu WRW, Wai a. LC, Wei FWF, Kim JKJ. Applications of a 3-D field solver for on-chip and packaging microstrip interconnection design. *Proc 3rd Electron Packag Technol Conf EPTC 2000 Cat No00EX456*. 2000:198-203. doi:10.1109/EPTC.2000.906373
18. Zwick T, Tretiakov Y, Goren D. On-Chip SiGe Transmission Line Measurements and Model Verification up to 110GHz. *Online*. 2005;15(2):1-3.
19. Stander T. A novel, flexible pcell-driven design flow for mm-wave on-chip passives. In: *2015 IEEE MTT-S International Microwave and RF Conference (IMaRC)*. ; 2015:209-212. doi:10.1109/IMaRC.2015.7899179

20. Xu Z, Yu W, Zhang C, Zhang B, Lu M, Mascagni M. A parallel random walk solver for the capacitance calculation problem in touchscreen design. In: *2016 International Great Lakes Symposium on VLSI (GLSVLSI)*. ; 2016:99-104. doi:10.1145/2902961.2903011
21. Salmeh R. Impacts of the pads, ESD diodes and package parasitic on the noise figure and gain of a common source low noise amplifier. In: *2010 53rd IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)*. ; 2010:946-952. doi:10.1109/MWSCAS.2010.5548788
22. Osuch PJ, Stander T. A Millimeter-Wave Second-Order All-Pass Delay Network in BiCMOS. *IEEE Microwirel Compon Lett*. 2018;28(10):912-914. doi:10.1109/LMWC.2018.2863215
23. Yao T, Gordon MQ, Tang KKW, et al. Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio. *IEEE J Solid-State Circuits*. 2007;42(5):1044-1057. doi:10.1109/JSSC.2007.894325
24. Sandstrom D, Varonen M, Karkkainen M, Halonen KAI. W-Band CMOS Amplifiers Achieving 10 dBm Saturated Output Power and 7.5 dB NF. *IEEE J Solid-State Circuits*. 2009;44(12):3403-3409. doi:10.1109/JSSC.2009.2032274
25. Boers M. A 60GHz transformer coupled amplifier in 65nm digital CMOS. In: *2010 IEEE Radio Frequency Integrated Circuits Symposium*. ; 2010:343-346. doi:10.1109/RFIC.2010.5477356
26. Guo K, Standaert A, Reynaert P. A 525–556-GHz Radiating Source With a Dielectric Lens Antenna in 28-nm CMOS. *IEEE Trans Terahertz Sci Technol*. 2018;8(3):340-349. doi:10.1109/TTHZ.2018.2815783
27. Ommic. <https://www.ommic.fr/site/tech-2>. Accessed August 19, 2019.
28. Quantus Extraction Solution. http://www.europractice.stfc.ac.uk/vendors/cadence_2018_quantus-extraction-ds.pdf. Accessed August 19, 2019.
29. Qiliang Li, Weifeng Zhu. A broadband and miniaturized V-band passive MMIC frequency doubler. In: *2015 IEEE 6th International Symposium on Microwave, Antenna, Propagation, and EMC Technologies (MAPE)*. ; 2015:491-494. doi:10.1109/MAPE.2015.7510365
30. Smith PM, Ashman M, Xu D, et al. A 50nm MHEMT millimeter-wave MMIC LNA with wideband noise and gain performance. In: *2014 IEEE MTT-S International Microwave Symposium (IMS2014)*. ; 2014:1-4. doi:10.1109/MWSYM.2014.6848288
31. Thant MM, Romanjuk VA, Khaing LM, Lin NH, Guminov NV. Modeling of High Frequency and High Efficiency GaN HEMT Power Amplifiers Based on the Developed Transistor Model (EEHEMT). In: *2019 IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering (EIConRus)*. ; 2019:1555-1558. doi:10.1109/EIConRus.2019.8657314
32. Eshghabadi F, Banitorfian F, Mohd Noh N, Mustafa MT, Abd Manaf A. Post-process die-level electromagnetic field analysis on microwave CMOS low-noise amplifier for first-pass silicon fabrication success. *Integration*. 2016;52:217-227. doi:10.1016/j.vlsi.2015.03.001
33. Ulusoy AÇ, Kaynak M, Valenta V, Tillack B, Schumacher H. A 110 GHz LNA with 20 dB Gain and 4 dB Noise Figure in an 0.13 μm SiGe BiCMOS Technology. In: *Microwave Symposium Digest (IMS), 2013 IEEE MTT-S International*. ; 2013:1-3. doi:10.1109/MWSYM.2013.6697456
34. Seong N, Lee Y, Jang Y, Choi J. Analysis of parasitic effects in ultra wideband low noise amplifier based on EM simulation. In: *2010 Asia-Pacific Microwave Conference*. ; 2010:374-377.
35. Steyaert W, Reynaert P. Layout optimizations for THz integrated circuit design in bulk nanometer CMOS. In: *2017 IEEE Compound Semiconductor Integrated Circuit Symposium (CSICS)*. Miami, FL: IEEE; 2017:1-4. doi:10.1109/CSICS.2017.8240435
36. Sun Y, Borngraber J, Herzel F, Winkler W. A fully integrated 60 GHz LNA in SiGe:C BiCMOS technology. In: *Proceedings of the Bipolar/BiCMOS Circuits and Technology Meeting, 2005*. Santa Barbara, CA, USA: IEEE; 2005:14-17. doi:10.1109/BIPOL.2005.1555191
37. Liu G, Schumacher H. 47-77 GHz and 70-155 GHz LNAs in SiGe BiCMOS Technologies. In: *2012 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM)*. ; 2012:1-4. doi:10.1109/BCTM.2012.6352641

38. Mustapha A, Shabra A. A 60–90GHz stagger-tuned low-noise amplifier with 1.2dBm OP1dB in 65nm CMOS. In: *2017 24th IEEE International Conference on Electronics, Circuits and Systems (ICECS)*. ; 2017:26-29. doi:10.1109/ICECS.2017.8292025