

DIE ONTWERP, SIMULASIE EN REALISERING VAN 'n

MASKER-PROGRAMMEERBARE I<sup>2</sup>L PLM

2 APR 1978:62

578 943

Ta, goed

deur

D.F. Frost

Voorgelê ter vervulling van die vereistes vir die graad

M.Sc. (Ing.) (Elektronies)

in die

Fakulteit van Ingenieurswese

Universiteit van Pretoria

PRETORIA

November 1978

Die ontwerp, simulاسie en realisering van 'n  
masker-programmeerbare I<sup>2</sup>L PLM

deur

D.F. Frost

Leier : Prof. P. Rademeyer

Departement Elektroniese Ingenieurswese

M.Sc. (Ing.) (Elektronies)

Samevatting

'n Programmeerbare logiese matriks (PLM) wat gebruik maak van geïntegreerde injeksielogsika (I<sup>2</sup>L) is plaaslik ontwerp en vervaardig met behulp van 'n aangepaste standaard-bipolêre proses. Hierdie verhandeling beskryf die ontwikkeling van dié element asook die proses wat gebruik is om dit te vervaardig.

Die konsep van die ontoegewyde stroombaan word bespreek en vergelyk met ander metodes van stroombaan-realisering in terme van ekonomiese faktore, met spesifieke verwysing na die Suid-Afrikaanse situasie. Verskillende tegnologieë word beskou en die redes vir die keuse van I<sup>2</sup>L word uiteengesit. Statiese en dinamiese modelle van die I<sup>2</sup>L-hek is ontwikkel en deeglik ondersoek op teoretiese en eksperimentele vlak met behulp van twee doelgemaakte geïntegreerde stroombane. Hieruit word toepaslike uitlegreëls en proses-spesifikasies bepaal. Hierdie inligting is gebruik om 'n PLM met 16 ingange, agt uitgange en 80 produk-terme te ontwerp en te vervaardig. Hierdie stroombaan is in staat tot 1 MHz-werking,

2/.....

met 'n drywingsverkwisting van 44 mW. Elf skywe is geprosesseer en 'n statistiese analise van die opbrengs is gemaak met behulp van 'n rekenaarprogram. Hierdie analise dui op 'n dominante opbrengsverminderende meganisme in die produksietoleransie in epitaksiale dikte. Voorstelle om die ontwerp en prosessering te verbeter is gemaak op grond van die resultate behaal.

The design, simulation and realization of a  
mask programmable I<sup>2</sup>L PLA

by

D.F. Frost

Leader : Prof. P. Rademeyer

Department of Electronic Engineering

M.Sc. (Eng.) (Electronic)

Synopsis

A programmable logic array (PLA) using integrated injection logic (I<sup>2</sup>L) has been designed and manufactured locally, using a modified version of a standard bipolar process. This thesis describes the development of this device and also of the process used to manufacture it.

The uncommitted integrated circuit concept is examined and compared with other methods of circuit realization in terms of economic factors, with particular reference to the South African situation. Various technologies are examined and the reasons for choosing I<sup>2</sup>L clearly stated. Static and dynamic models of the I<sup>2</sup>L gate are developed and thoroughly investigated, both theoretically and experimentally by means of two special-purpose integrated circuits. From this investigation, suitable layout rules and process specifications are determined. These are used to design and manufacture a PLA with 16 inputs, 8 outputs and 80 product terms. This circuit is capable of 1 MHz operation at a power consumption of 44 mW. Eleven wafers were produced

2/.....



and a statistical analysis of yield was made by means of a computer program. This indicates a dominant yield reducing mechanism in the production tolerance in epitaxial layer thickness. Suggestions for improving the design and processing of the circuit are made on the basis of the results obtained.

A large number of people are involved in the design and manufacture of integrated circuits in the Solid State Electronics Division of the National Electrical Engineering Research Institute, and I wish to express my gratitude to all those who assisted in the completion of this work. I am particularly indebted to the following individuals:

1. Mr N. Kirschner. Without the benefit of his knowledge of device modelling this project would not have been completed.
2. Messrs M. Crooke and S.A. Smithies for attempting to explain the black art of IC processing to me.
3. Mr J.D. Stulting for processing advice and permission to use the results on page 109.
4. Messrs R.F. Greyvenstein and E. Seevinck for valuable comments on circuit design.
5. Mr P.A.N. Krüger of the IC production facility for writing the test program.
6. Professors P. Rademeyer and L. van Biljon of the University of Pretoria for their interest and constructive comments.
7. Dr T.C. Verster for his interest and permission to undertake this project.
8. Mrs P. Schoen for correcting the language of the manuscript.
9. Mrs M.S. Biddulph for a mammoth effort in typing this report.
10. Mrs S. Wittstock of the IC production facility for producing the three circuits described in this report and carrying out the necessary processing experiments.
11. Mmes B.G. Dennison, P. Colman and J.K. Turnbull of TSD for producing the illustrations.

## CHAPTER 1

### 1. INTRODUCTION AND STATEMENT OF OBJECTIVES

The study arose from the need for a locally-produced uncommitted digital integrated circuit. Such a circuit would complement the existing UCI circuit which is oriented more towards analog applications. It would be used to replace random logic circuits built with large numbers of SSI devices, in cases where the additional flexibility and sophistication of a microprocessor was not warranted. Electrically, the specification was for a device optimized for low-speed, low-power applications. A maximum clock frequency of 1 MHz was specified, with power consumption kept to a minimum. Full TTL compatibility was also required.

The first objective was to decide on the precise form which the circuit should take (Chapter 3). It was originally envisaged that the device would be designed using integrated injection logic gates designed by other researchers of the National Electrical Engineering Research Institute<sup>10</sup>. This soon proved technically not feasible and the second objective was then to analyse all other process-compatible structures which could conceivably be used (Chapter 4). This showed that an improved version of I<sup>2</sup>L with specific characteristics was required. The third and fourth objectives were respectively the development of such structures from basic principles, and the design of the final circuit using these devices (Chapter 5). Interface circuits were also required.

The fifth and final goal was to produce a limited number of samples and evaluate their performance, both electrically and in

2/.....

and a statistical analysis of yield was made by means of a computer program. This indicates a dominant yield reducing mechanism in the production tolerance in epitaxial layer thickness. Suggestions for improving the design and processing of the circuit are made on the basis of the results obtained.

## CHAPTER 2

### 2. THE MICROELECTRONICS INDUSTRY IN SOUTH AFRICA

This thesis describes the development of a general-purpose digital IC intended for production by the South African microelectronics industry. A brief review of the history, present state of development and future prospects of this industry is therefore pertinent, and forms the subject of this chapter. The role that the PLA is intended to play within the South African electronics industry will be described in Chapter 3.

#### 2.1 Historical Developments

The early development of each of the 3 important microelectronic technologies will be described in turn.

##### 2.1.1 Thin-film microcircuits

Briefly, thin-film technology consists in the construction of a circuit by the deposition of layers of conductive, resistive or dielectric material on a glass or ceramic substrate whereby conductors, resistors or capacitors are respectively formed. The materials are deposited by means of evaporation or R.F. sputtering in a vacuum chamber. A layer is deposited over the whole substrate surface and then selectively etched to produce the required pattern for component formation. Low-value inductors may be produced by means of conductor spirals. All other components, such as transistors, monolithic integrated circuits and high-value resistors, conductors and capacitors, may be added discretely by soldering them into position on the substrate. Thin-film circuits generally have areas of several  $\text{cm}^2$ . The main applications lie in the field of high-frequency

devices with close tolerances, such as microwave circuits (e.g. amplifiers, filters, directional couplers) and surface acoustic wave devices. Thin-film circuits were the first to be produced in South Africa when in 1965 the Council for Scientific and Industrial Research (CSIR) began work in this field<sup>1</sup>. The first all-South African microcircuit was produced in 1967. Today the CSIR still produces thin-film circuits using the evaporation technique. The Electrical Engineering Department of the Rand Afrikaans University has conducted research in this field since 1971, using R.F. sputtering techniques. (Sputtering equipment is fully automated).

#### 2.1.2 Thick-film microcircuits

In thick-film technology components are formed by printing on a substrate with special-purpose inks by means of the silk screen printing process. Conductors, resistors and capacitors may be formed in this way, and additional components mounted as in the case of thin-film circuits. After printing the substrates are baked in a furnace to harden the printed layers. Thick-film circuits are more suitable for mass-production than thin-film circuits but cannot be as accurately manufactured and are best suited to low-frequency applications. Thick-film research has been conducted at the University of Pretoria (UP) since 1971<sup>1</sup>. Several hybrid circuits have been produced, such as a diode matrix for example.

#### 2.1.3 Monolithic integrated circuits

Monolithic integrated circuit technology is the most mass-production orientated of all technologies. This is so because of

the high capital outlay for a monolithic process and the low unit cost of devices produced (primarily determined by testing and packaging costs). Thus the total unit cost will fall rapidly with increasing production. Whereas thin- and thick-film technologies consist in depositing layers on a surface, monolithic circuits are produced by the formation of regions within a solid crystal of semiconductor material, usually silicon. The process may involve some or all of the following steps: epitaxial growth, deposition of dopants, diffusion, oxide growth, etching, and deposition of conductive or resistive materials. Dimensions are much smaller than in the case of the other technologies, and therefore packing density is much higher. The small dimensions imply the need for much more accurate mask-making, with the result that more sophisticated equipment such as pattern generators and electron-beam writing apparatus may be used. The epitaxial growth and diffusion steps require epitaxial reactors and diffusion furnaces with very accurate temperature control. Automatic test equipment is necessary to rapidly test the large volume of ICs produced. Because of these factors the capital investment required to begin production is high (e.g. the production facility of the CSIR has a capacity of 100 wafers per week<sup>1</sup> (approximately 30 000 units) and represents an investment of approximately R1,5 M). For this reason, monolithic technology has been a comparative late-comer in South Africa, where the domestic market is small. In 1973 the first wholly South African integrated circuit was produced by the CSIR. Since then, both the CSIR and UP have conducted research and development in this

field, the former concentrating on bipolar technology and the latter on MOS devices. The CSIR has produced some devices for industry and for military applications, and in 1975 it began producing UCI, a so-called 'uncommitted' integrated circuit. This device contains several components, e.g. resistors, pnp and npn transistors, power transistors and small capacitors, which may be connected to form the required circuit. This personalization process takes place in the final mask stage of aluminium etching. Thus only one mask step is required to personalize the circuit - all other steps being standard. This is an effective way of reducing the high unit cost of small volume production in a developing country such as South Africa.

## 2.2 The State of Microelectronics in South Africa today

The present state of research, development and production in the field of microelectronics in South Africa will now be reviewed.

The activities of each of the relevant institutions will be described in turn.

### 2.2.1 The University of Pretoria

The Department of Electronic Engineering of the University of Pretoria is active in both monolithic and film technology, and has created an interdisciplinary Institute for Microstructures, in conjunction with the Department of Physics. The main interest lies in the field of MOS and related technologies, i.e. charge-coupled devices (CCDs) and surface-acoustic-wave devices (SAWs). A p-channel MOS technology has been successfully implemented in small-scale integration (SSI) and medium-scale integration (MSI) devices for research purposes. Two



types of metal oxide semiconductor (MOS) technology are being developed; one where the gate electrode is formed by Al deposition and another where it is formed by a polycrystalline silicon (polysilicon) deposition. A n-MOS process involving two polysilicon deposition steps is also under development. Surface type CCDs, suitable for image processing applications such as delay lines and transversal filters, are being developed. An analysis is being made of the high-frequency properties of p-MOS transistors for use in distributed R-C filters. While most of the research work undertaken is concerned with MOS devices, bipolar diode matrices have also been developed and the technology exists to manufacture bipolar transistors, both pnp and npn. In the field of processing technology, the growth of epitaxial silicon and polysilicon layers is being investigated. The Department has some powerful measuring equipment at its disposal, such as a scanning electron microscope, transmission electron microscope and an Auger spectroscope with which diffusion profiling is done, using the back-scattering technique. An electron-beam writing apparatus has recently been acquired, with which sub-micron line-width MOS structures are being developed for use in RAMs, ROMs and SAW devices. This is an important development as packing density is ultimately limited by the resolution obtainable with masks produced by conventional photolithographic processes. The resolution is limited by the wavelength of the light used (about 0,7  $\mu\text{m}$ ). The use of electrons to produce the mask, or to directly expose the photo-resist on the silicon surface, enables

much smaller structures to be made. The Department has been active for some time in the field of thick-film research and development (R and D). This is applied R and D, and several circuits have been developed for industry. Some research into thin-film technology is also being conducted.

### 2.2.2 The Council for Scientific and Industrial Research

The National Electrical Engineering Research Institute of the CSIR has purchased a proprietary bipolar process (the Plessey Process 1) for use in its production facility. This is a general-purpose process suitable for bipolar analog or digital circuits. A number of circuits for industry, including both 'dedicated' designs and designs based on the UCI concept, are currently under development. The CSIR is also offering a UCI Designer's Kit to industry. This kit consists of a circuit designer's handbook<sup>8</sup>, and a number of breadboard components as well as sheets of rubylith on which the Al mask may be designed, and is intended to help engineers with no microelectronics experience to design their own ICs using the components of UCI. This system can help the user to minimize the design costs involved in producing ICs in small quantities. In addition to the production facility, equipment exists for producing circuits for research purposes. There is a definite need for separate processing of research and production circuits, as the former often require special non-standard

9/.....

processing which disrupts the flow of a production line using a standard process. The result of such disruptions is reduced yield and increased turn-around time on production circuits. At present research is being conducted in the following areas:

1.  $I^2L$  technology: A bipolar process optimized for  $I^2L$  production has been developed. Further research is being conducted into optimizing the process for high yield.
2. Charge-coupled devices and MOS transistors.
3. The development of an improved bipolar process for use in the production facility.

The CSIR is able to design and produce microstrip elements in thin-film technology<sup>4</sup>. Circuits which have been produced include filters, directional couplers and amplifiers. Computer programs have been developed to enable microstrip devices to be designed quickly. Apart from processing and testing equipment, some sophisticated mask-making apparatus is available. A computer-aided design system (CALMA) is available for designing monolithic or film microcircuits and printed circuit boards quickly and efficiently. The output from the CALMA system is stored on magnetic tape and used to program an Electromask pattern generator and step-and-repeat camera which produces the final masks on glass plates. This system is capable of producing masks of a very high quality (greatly superior to the rubylith cut-and-peel methods used previously).

10/.....

### 2.2.3 The Rand Afrikaans University

The light current section of the Department of Electrical Engineering at the Rand Afrikaans University is at present conducting the following research projects in the field of microelectronics.

1. Investigation of tantalum thin-film technology. A wide-band amplifier has been made using this technique.
2. The design of ultrasonic compression and decompression filters. (Surface acoustic wave devices).
3. The realization of field effect transistors in Gallium Arsenide (GaAs) technology.
4. The design and construction of a deep channel charge-coupled device (CCD).
5. The design and construction of high efficiency solar cells in silicon technology. With the increasing shortage of energy sources the use of solar power can be expected to increase, especially in countries with favourable climates, such as South Africa.
6. The design of a power switch. A conventional SCR (silicon controlled rectifier) suffers from the disadvantage that it cannot be turned off, other than by interrupting the primary (anode) current. The power switch may be turned on or off by the application of currents to either of two gate electrodes, making it a much more easily controllable device than an SCR. Prototypes capable of handling 50 A at 300 V have been produced.

7. Improvement of  $I^2L$  performance by means of ion implantation in an  $I^2L$  transistor produced with a standard bipolar process the concentration gradient in the base is not optimized for a high upward gain. The gain may therefore be improved if this profile is modified by means of ion implantation, at the expense of one extra non-standard process step.

The activities of this Department thus cover a variety of technologies, and the emphasis is on the development of special structures and processes.

#### 2.2.4 Other Universities

Because of the high costs involved in producing microcircuits, relatively few electrical engineering departments are prepared to undertake research in this field. Apart from the two universities already mentioned, a limited amount of research is being undertaken at the following universities.

1. University of Natal: Ultra-high vacuum studies are being made of clean metal-insulator-semiconductor (MIS) surfaces.
2. University of Stellenbosch: Research and development into thick-film hybrid microcircuits and thin-film circuits for microwave frequencies.

#### 2.2.5 Siemens SA

This company, while not actually producing microcircuits in South Africa, does conduct the operations of wafer scribing, breaking, bonding, encapsulation and testing locally. Wafers are imported from the parent company in the

Federal German Republic. Encapsulation facilities are also available to local producers of ICs. Encapsulation is by means of plastic injection moulding.

### 2.3 Overview

To summarize, the following points are worth enumerating.

2.3.1 The South African microelectronics industry is still a young one (12 years old).

2.3.2 Until recently emphasis was placed on research rather than on the development of devices suitable for production, as facilities for large-scale production were simply not available.

2.3.3 Microelectronics is a mass-production orientated industry. This is particularly true of monolithic technology. A high capital outlay is necessary to begin production and this must be recouped from sales over a period of time. The larger the volume produced, the smaller the unit price need be to achieve this. Production volumes of the major producers in the highly industrialized countries are enormous and a South African industry producing solely for the domestic market would not be able to produce large-volume components (e.g. TTL components, operational amplifiers, microprocessors) at competitive prices, as long as imported items are freely available. For this reason a local microelectronics industry should be geared firstly to the production of specialized, made-to-order circuits for industry which would not otherwise be available. Because of the small-volume production, the unit cost would be high, but conceivably cheaper than a discrete component solution. The production facility of the CSIR, which is also of strategic

importance (see 2.3.5), is intended to provide such a service to industry on a non-profit-making basis.

- 2.3.4 Microelectronics is an interdisciplinary science requiring a nucleus of highly trained technologists and a larger quantity of skilled and semi-skilled labour. Acquiring staff with the necessary training and expertise locally may be difficult and importation of skilled know-how the only alternative. However, there are strong arguments in favour of introducing advanced technologies into South Africa, either by importing skilled technologists or (preferably) by developing local expertise. Already the two universities which are actively engaged in microelectronics research have built up a considerable amount of know-how of most aspects of the technology (see 2.2.1 and 2.2.3) and can play a vital role in the training of technologists for the future<sup>6</sup>.
- 2.3.5 It has been estimated<sup>7</sup> that the South African electronics industry is currently worth about R1 billion per annum, and is growing at a rate of 20% per annum. Microelectronic components must account for a considerable part of this total, and are thus of considerable strategic importance to the country (particularly in the context of military equipment). At present South Africa is almost entirely dependent on overseas supplies for its microelectronic component requirements. Seen against this background it seems not only desirable but imperative that South Africa develop a greater measure of self-sufficiency in the production of microelectronic components.

## CHAPTER 3

### 3. THE CONCEPT OF THE UNCOMMITTED INTEGRATED CIRCUIT

In the preceding chapter the concept of the uncommitted integrated circuit was introduced and its ability to cut the cost of small volume IC production was mentioned. The uncommitted circuit in its various forms will now be examined in detail, with particular reference to the South African context.

#### 3.1 Advantages and Disadvantages of Uncommitted Circuits

Fig. 3.1<sup>10</sup> shows the flow chart of a typical bipolar process (Plessey Process 1). This is a 23-step process and typical steps include cleaning, oxide growth, photo-engraving, deposition and diffusion of impurities, epitaxial growth and aluminium deposition. Masks are required to define the following regions by means of photo-engraving.

1. Buried n+ layer for collectors.
2. P+ isolation region.
3. P base regions.
4. N+ emitter regions.
5. Contact windows.
6. Contact pattern.
7. Passivation.

The cost of mask design and manufacture is a constant overhead, which must be shared amongst the total number of circuits produced. The larger the volume, the smaller its effect on the per circuit cost. Furthermore, large volume production ensures that the maximum possible number of wafers is processed at one time. Processing is complex and expensive and an IC production line is most efficient when it has a full, constant work load.



FLOW DIAGRAM OF THE STANDARD BIPOLAR PROCESS




Fig. 3.1

In the light of these remarks the uncommitted circuit (UC) has the following advantages over single-purpose 'dedicated' designs.

1. The component layout is designed once only and so six of the seven masks are standard for a number of different circuits (the exception being the contact pattern mask). Thus the bulk of the mask design and production costs are shared amongst a larger volume of circuits.
2. Eighteen of the twenty-three steps in the process may be completed in advance and the wafers stored until needed. They are then cleaned and the contact pattern mask is used to etch the aluminium. After passivation they are tested, scribed and encapsulated, and are then ready for use. Thus a factory may produce circuits at a more constant tempo than that determined solely by immediate needs. The turn-around time for a design is also greatly reduced.
3. Because designing a circuit with a UC consists only in designing the contact pattern for interconnecting components, relatively inexperienced engineers can design integrated circuits for their own needs. This involves the client in the design process, which can lead to a more satisfactory final product and will further reduce design costs.
4. In a low-volume environment such as South Africa the UC approach places 'custom' integrated circuits within the reach of a wider range of potential users.

17/.....

The CSIR has exploited the UC approach by means of the UC1 Designer's Kit (see Chapter 2). The philosophy behind the Kit is to enable electrical engineers with no IC design experience to design their own circuits with a minimum of assistance. A description of IC design techniques is given in the Designer's Handbook<sup>8</sup> and several components are supplied so that circuits may be tested and debugged before the mask is laid out.

### 3.2 Uncommitted Digital Integrated Circuits

A major disadvantage of the UC approach is the poor usage of silicon 'real estate', i.e. only a small number of the components available are used in a particular design. In the case of analog circuits a trade-off exists between the variety of components supplied on a UC and the area usage. If a wide range of components is supplied, a wider range of circuits may be implemented, but these will need to be simpler, as fewer components of a given type will be available. Many components will remain unused. On the other hand, a small range of components means higher packing densities for certain types of circuits. This relationship does not really hold for digital circuits, where the basic functional unit is not a component (resistor, capacitor or transistor) but a gate of some sort. Thus, in the case of a digital UC only a limited range of components need to be provided (those needed to produce the gate). Although various types of gates are possible, the logic equations governing the circuit can always be rewritten in a suitable form for implementation with the gates available. It would appear, therefore, that the basic form of uncommitted

circuits intended exclusively for digital applications would differ somewhat from that of UCs intended primarily for implementing analog functions. Furthermore, attempts to produce complex digital circuits by means of the latter would result in low packing densities and poor component usage. This thesis describes the development of an uncommitted digital circuit, suitable for production by the CSIR's production facility, using Process 1. This is intended to supplement the analog-orientated UCI circuit already in use.

### 3.3 Alternative Methods of Realizing Digital Circuits

Digital UCs represent only one of several methods of implementing digital functions. Ultimately, the method chosen will depend on a number of factors such as cost, complexity, packing density, reliability, flexibility, power consumption and speed. A circuit may be constructed using one or a combination of the following methods.

#### 1. Random logic using standard SSI and MSI circuits

Traditionally digital circuits have been designed in this way and it still remains the most popular single method<sup>11</sup>. Circuits are normally implemented in transistor-transistor logic (TTL) or complementary metal-oxide semiconductor (CMOS) technology. Other logic families such as diode-transistor logic (DTL), Schottky TTL and low-power TTL are also used. A large number of functional blocks are available today, such as gates (of various types), flip-flops, resistors, counters, dividers, arithmetic logic units, display drivers and interface circuits. This wide range of modules enables the designer to construct digital circuits quickly, using off-the-shelf components. Components are mounted on a printed circuit board or wire-wrap board. The method suffers from several disadvantages

when compared to more highly integrated forms of logic.

Firstly, the cost per gate is high, especially for SSI devices. For example, a TTL quad 2-input NAND gate (SN 7400) currently costs about 20c, or 5c/gate. A 2-input gate has a 4-line truth table which, if implemented by means of a ROM, would require 4 bits of storage. The current price of a 8-kilo-bit PROM is about R45, or 0,56c/bit. Thus, to implement the quad 2-input gate would require  $4 \times 4 = 16$  bits, costing  $16 \times 0,56 = 9c$ . A PLA solution would be considerably cheaper (see section 3.3 (3)). The reason for this high cost per unit is the cost of bonding and packaging. Each SSI device requires a 14- or 16-pin package, while an entire 8k PROM can be fitted into a 24-pin package. A random logic solution is even more expensive than this example shows - to the basic cost of devices must be added the cost of printed circuit or wire-wrap boards, edge connectors, IC sockets and assembly and wiring costs. The finished product is bulky and potentially less reliable than an integrated component because of the large number of soldered or wrapped connections. In short, random logic is today only cost effective for relatively simple circuits produced in small quantities (less than 10 units). An exception to this rule is when random logic has superior electrical characteristics to the LSI alternatives. For example, the high-speed logic families such as emitter coupled logic (ECL), TTL and Schottky TTL are capable of speeds unattainable by most LSI circuits. The limiting factor here is the chip-dissipation which restricts the operating power of a circuit, and therefore its speed.

20/.....

## 2. Microprocessors

As the price of processor and memory chips continues to fall, this becomes an increasingly attractive method of implementing larger digital systems. Digital circuits may be divided into two classes, namely combinational and sequential. The former are characterized by the fact that their present-state outputs are dependent only on the present-state inputs. In the case of the latter, previous inputs also determine the present state outputs; that is, the circuit contains some form of memory element such as a register or latch. The applications of combinational and sequential circuits are not distinct; in fact it is possible to implement any digital function either combinational or sequentially. Consider the following example (see Fig. 3.2): the equation

$$Q = \overline{I_1 I_2 I_3}$$

must be implemented. The truth table and combinational solution are shown in Fig. 3.2(a). Note that there are eight possible combinations of inputs and outputs, or states. Consider the case where the input variable  $I_1 I_2 I_3$  may only assume one of three values: 001, 010 and 011, and only in that sequence. There are now only three states of interest, and each can only be reached from a certain previous state. The state diagram and sequential realization are shown in Fig. 3.2(b). In this simple example the combinational solution is obviously cheaper, but this is not always the case. When a large number of inputs are involved but only a few states are permissible, then the sequential solution will be the best

21/.....

$$Q = \overline{I_1} \cdot I_2 \cdot I_3$$

$I_1$	$I_2$	$I_3$	$Q$
0	0	0	1
0	0	1	0
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	1
1	0	1	1





Fig.3.2(a) Combinational realization




Fig.3.2(b) Sequential realization

choice. This is analogous to the case of adding two numbers together. It is far simpler to remember the algorithm for adding any two numbers (which describes the sequence of operations necessary) than to attempt to remember the sums of all possible combinations of two random numbers. A microprocessor is a sequential machine in which the algorithm (equivalent to the state diagram) is defined by a software program. It may therefore be described as a highly modifiable sequential circuit, which can be used for tasks of a wide range of complexities. It is difficult to define the level of complexity at which a microprocessor begins to out-perform a more combinational circuit (such as would be realized with random logic), but the following factors are pertinent.

- (a) Microprocessors have an advantage in applications where flexibility is important (the program is easier to alter than a P.C. board would be).
- (b) The cost of a microprocessor system is largely independent of the complexity of the program it has to implement, within the limitations of its memory capacity. Thus it can be expanded at little extra cost.
- (c) On the other hand, a microprocessor system can still represent a considerable capital outlay if it includes peripherals and a lot of software (e.g. assemblers, editors).
- (d) Programming expertise must be acquired. This is less of a problem if a number of processor systems are developed together as this overhead can be written off proportionally amongst them.



- (e) Because of their sequential nature, microprocessors tend to be slow. Typical cycle times are of the order of 0,5  $\mu$ s.

It would appear from the foregoing that microprocessors are probably still too expensive or too slow for many simpler circuits and subsystems, and will probably remain so for some time to come. To use a microprocessor as a code converter, for example, would represent a tremendous technological overkill. However, to implement such a device in random logic might also be undesirable, for reasons already discussed. Assuming that no standard LSI part is available which suits the application, one must think in terms of some form of 'custom' circuit.

### 3. Customized Integrated Circuits

There are three possibilities:

#### (a) A 'dedicated' integrated circuit

The merits and demerits of dedicated ICs have already been discussed. They generally offer the most elegant solution to a problem, with optimized components and good layout.

For reasons discussed they are only economical in large volumes. Hill and Peterson<sup>12</sup> analyse the cost of producing a custom integrated circuit in the following manner: a part of the design, layout and maskmaking costs may be considered independent of the complexity of the circuit produced and will be represented by a constant  $A_c$ . The remainder of the costs may be considered proportional to the number of gates  $g$  in the circuit, so that the total design cost is:

$$\phi_d = A_c + B_c g. \quad 3.1$$

The values of  $A_c$  and  $B_c$  depend on the particular economic situation. The per unit production costs are considered to follow a similar law, and are given by

$$\phi_p = C_c + D_c g. \quad 3.2$$

The total cost of producing  $p$  circuits is

$$\phi_{tc} = \phi_p + \phi_d = A_c + B_c g + p (C_c + D_c g)$$

and the per unit cost is

$$\phi_{tc}/p = (A_c + B_c g)/p + C_c + D_c g. \quad 3.3$$

Equation 3.3 is valid for a standard MSI or LSI part as well as for a custom circuit. Thus the ratio between the per unit price of a custom component and a standard component of the same complexity is:

$$R = \frac{\phi_{tc} p_s}{p_c \phi_{ts}} = \frac{\{(A_c + B_c g)/p_c + C_c + D_c g\}}{\{(A_s + B_s g)/p_s + C_s + D_s g\}} \quad 3.4$$

For a standard component  $p_s$  is usually sufficiently large for 3.4 to be reduced to

$$R = \{(A_c + B_c g)/p_c + C_c + D_c g\} / \{(C_s + D_s g)\} \quad 3.5$$

As  $p_c$  tends to infinity, so  $R$  tends toward  $(C_c + D_c g)/(C_s + D_s g)$ . This term will generally be

greater than unity because per unit production costs are larger for small volumes. Thus the custom circuit will always be more expensive than an equivalent standard component. However, if the standard component cannot perform the function fully, external gates may be necessary. The standard MSI or LSI circuit plus gates form a 'hybrid' solution, with a per unit cost of

$$\phi_{ts}/p_s = C_s + D_s g + \phi_w + \phi_g$$

where  $\phi_w$  and  $\phi_g$  are respectively the per unit costs of wiring and of the gates needed ( $\phi_w$  can easily be greater than  $\phi_g$ ). Equation 3.5 now becomes

$$R = \{(A_c + B_c g)/p_c + C_c + D_c g\} / \{C_s + D_s g + \phi_w + \phi_g\}$$

The break-point occurs when  $R = 1$ , or

$$\begin{aligned} (A_c + B_c g)/p_c + C_c + D_c g &= C_s + D_s g + \phi_w + \phi_g \\ \therefore p_c &= (A_c + B_c g) / \{(C_s + D_s g) - (C_c + D_c g) + \phi_w + \phi_g\} \\ &= (A_c + B_c g) / \{(\phi_w + \phi_g) - (C_c + D_c g - (C_s + D_s g))\} \end{aligned} \quad 3.6$$

It is desirable that the break-point occurs at a low value of  $p_c$  (see Fig. 3.3). This will be the case when the extra costs accruing from the gating network are

much larger than the difference in production costs between the custom and the standard circuits. The values of the various cost parameters must be determined for each design in order to calculate the break-point. However, it has been estimated<sup>11</sup> in the U.S.A. that custom circuits are cost-effective in quantities greater than 2 000, or 20 to 50 wafers. In South Africa the CSIR has the capability to produce such devices to order.

(b) A gate array

Several manufacturers are today producing devices of this type. A gate array is a digital IC containing a large number of uncommitted logic gates of a certain type. As in the case of UCI the device is personalized by means of the aluminium contact pattern mask. By interconnecting the gates to form flip-flops and registers, it is also possible to realize sequential circuits. A typical example of a gate array is the Uncommitted Logic Array (ULA) offered by Ferranti<sup>13</sup>. Collector diffusion isolation (CDI) technology is used and the ULA consists of 187 3-input NOR gates in a 11 x 17 array (see Fig. 3.4(b)). Although all the components needed for a gate are grouped into a cell, they are not interconnected. This enables those components (4 resistors and 3 npn transistors) to be used individually to realize simple analog circuits. In CDI technology a deep n<sup>+</sup> isolation

27/.....




Fig.3.3 Hybrid solution/custom solution breakpoint




Fig.3.4(a) CDI structure




Fig.3.4(b) 3-input NOR gate

diffusion serves as a  $V_{cc}$  grid to carry the positive supply voltage all over the chip. The p-substrate forms a ground plane (see Fig. 3.4(a)). This fact makes the interconnection problem somewhat simpler. This is particularly important in a non-optimized layout. Other similar products are the XR400 Master Chip<sup>14</sup> from Exar Integrated Systems, Inc., and the SWAP (Stewart-Warner Array Programming<sup>15</sup>) system from Stewart-Warner, Inc., both of which use  $I^2L$  technology. The former contains an array of 256 quad-output  $I^2L$  gates and 16 special-purpose  $I^2L$  gates. Npn and pnp transistors and resistors are also supplied for the formation of interface circuits or simple analog circuits. An  $I^2L$  design kit (similar to the UCI Designer's Kit) is available. Typical development costs for initial prototypes of \$3 500 to \$5 000 are quoted. The latter contains 208 gates (SWAP 16) or 408 gates (SWAP 24).  $I^2L$  transistors with high breakdown voltages are available for interface circuits. Development costs are \$1 800 to \$4 500 and production circuits in quantities of around 10 000 cost about \$1,50 each.

$I^2L$  has much to recommend it for digital arrays. The inherently high packing density (of the order of 100 gates/mm<sup>2</sup>) enables LSI circuits to be produced even in the non-optimal layouts of uncommitted arrays. The buried n+ layer forms a common ground for all cells and the injector rail a diffused

29/.....

power supply connection which can pass under logic interconnections on the surface (however, these cross-overs should be minimized). Thus, like CDI, the interconnection problem is reduced to the design of the logic interconnections.

International Microcircuits, Inc., offer a CMOS gate array under the trade name of Master MOS<sup>16</sup>. It consists of an array of 254 p-channel and 254 n-channel MOS transistors and some special-purpose MOS transistors for interface circuits. Capable of running at supply voltages up to 15 V, it has similar performance to SSI and MSI CMOS circuits and, in fact, designs may be breadboarded using CMOS gates.

Despite the obvious interest in gate arrays they will always suffer from the following disadvantages.

- (a) Provision must be made for all possible interconnections, many of which will not be needed in a particular design.
- (b) Special-purpose components (such as high-speed gates or low-power gates) may not be available.
- (c) The component layout is not optimized for the design which is being implemented.

The poor usage of area resulting from (a) and (c) imply that the gate array area will need to be larger for a specific design than would be required by an equivalent dedicated design, resulting in a lower yield for the gate-array solution.

30/.....

(c) Programmable arrays

This class of circuits includes the following.

Read-Only Memories (ROMs)

Read-Only Memories were originally developed for permanent program storage functions in computers. With the trend towards microprogrammed machines they are finding widespread application in this field. However, their use as a substitute for combinational logic networks is also on the increase and has been well-documented in the literature. This application of ROMs may be understood by considering a sum-of-products realization of a function of  $m$ -inputs and  $n$ -outputs. This is a completely general case, as any combinational circuit may be translated into this form. Consider the most 'complex' case, where every one of the  $2^m$ -products of the  $m$ -inputs is required and every one of the output sums contains all  $2^m$ -product terms. This is illustrated in Fig. 3.5 for the case  $m = 3, n = 2$ . The most 'complex' case actually yields a trivial solution, namely  $Q_0 = Q_1 = 1$ . However, all practical circuits will be simpler than this, in the sense that they may be realized merely by omitting to connect the unwanted product terms to the output OR-gates. The first logic level of AND-gates is in reality nothing more than a  $m$ - to  $2^m$ -decoder, and can be made standard for any circuit with  $m$ -inputs. The programmable interconnections and the second logic level (OR-gates) can be implemented by means of a matrix of programmable decoupled cross-points. This matrix forms the major part of a ROM.

31/.....






Fig.3.5 A ROM as a combinational circuit

Fig. 3.6(a) shows a diode-matrix implementation of a 3-input, 4-output ROM. The  $m$ -inputs (3) are decoded and used to drive  $2^m$  (8) word lines. Programmable diode connections to the  $n$ -bit lines (4) exist at each cross-point. Each bit line forms a diode logic (DL) gate with  $n_p$ -inputs, where  $n_p$  is the number of connections programmed onto that line (Fig. 3.6(b)).

Programming methods vary, but may be divided into two categories: mask-programming, where the manufacturer uses a special mask to personalize the ROM; and field-programming, where the user programs his own ROM electrically. As a general rule, the field-programmable ROMs (PROMs) are the cheapest solution for small quantities while the mask-programmable component is cheaper when considering large quantities. The cost of a ROM may be divided into three components. Firstly there are costs associated with setting-up production of the ROM itself. These consist of a constant overhead, plus a cost associated with the size of the decoder, plus a cost associated with the size of the array. The decoder consists of  $2^m$ -gates, so its cost component may be modelled as being proportional to  $2^m$ . The array cost component is taken as being proportional to the number of cross-points, which is  $2^m \cdot n$ , where  $n$  is the number of outputs. Thus the first cost component is

$$\phi_1 = A_r + B_r \cdot 2^m + C_r (2^m \cdot n). \quad 3.7$$

The second component is related to the programming operation. For both mask- and field-programmable devices this




Fig.3.6(a) A diode-matrix ROM




Fig.3.6(b) Diode-logic gate

will consist of a constant overhead plus a component proportional to the number of bits stored, which is  $2^m \cdot n$ . The total cost is

$$\phi_2 = D_r + E_r (2^m \cdot n). \quad 3.8$$

The third cost is the incremental cost associated with each ROM produced and consists of the bonding and packaging costs. This will depend on the size of the package and the number of bonding operations required. Thus it may be considered proportional to the total number of pins, so that

$$\phi_3 = F_r (m + n). \quad 3.9$$

Combining 3.7, 3.8 and 3.9 gives a total per unit cost of

$$\begin{aligned} \phi_{tr}/p &= (D_r + E_r (2^m n))/p + F_r (n + m) + \\ &(A_r + B_r 2^m + C_r 2^m n)/i \end{aligned} \quad 3.10$$

where  $p$  identical ROMs are required and  $i$  is the total production of the standard component.  $i$  will be very large if the ROM is a standard part, so 3.10 reduces to

$$\phi_{tr}/p = (D_r + E_r 2^m n)/p + F_r (n + m). \quad 3.11$$

As in the case of  $p$  custom LSI circuits, the per unit cost tends towards a finite value as the volume increases. It is not possible to compare the custom IC and ROM solutions for a general case, as the relationship between  $g$ ,  $m$  and  $n$  depends on the particular application under consideration. If all parameters are known, equations

3.3 and 3.11 may be compared to find the cheaper solution. This gives a cost ratio of

$$\frac{\phi_{tr}}{\phi_{tc}} = \left\{ (D_r + E_r 2^m n) / p + F_r (n + m) \right\} / \left\{ (A_c + B_c g) / p + C_c + D_c g \right\} \quad 3.12$$

At first glance it would appear that a ROM will generally be cheaper than a custom IC because the constants  $D_r$  and  $E_r$  are only associated with one mask layer or one programming operation, while  $A_c$  and  $B_c$  cover all steps in the production process and one likely to be much larger. However, in many applications  $g$  is considerably smaller than  $2^m n$ . This can occur when a large number of the  $2^m$  possible input combinations are 'don't care' conditions.

In a custom IC or random logic solution no gates need to be provided to decode these irrelevant combinations, but in a ROM all  $2^m$  combinations must be decoded, and every cross-point in the matrix must be programmed (in other words, data must be stored at every address). An example of an application where a ROM performs badly is a EBCDIC to ASCII decoder<sup>11</sup>. EBCDIC is a 12-bit code, which means that it has 4 096 possible symbols, while in reality there are only 128 symbols in its character set. A 4 096 x 8-bit ROM could be used, but the usage would be only  $\frac{128}{4\ 096} \times 100 = 3,13\%$ . A custom IC would only require 128 AND gates and 8 OR gates and would

36/.....

cost far less (if produced in realistic quantities). It will be shown that this drawback of ROMs is not shared by PLAs.

If one compares the electrical performance of ROMs with that of custom ICs or random logic, one must take care to choose products using comparable technology. Such a comparison shows that ROMs and random logic circuits of a specific logic family have similar speed and power-dissipation performance. For example, the TTL SN74187 1024-bit ROM has a typical propagation delay of 36 ns, and a power dissipation of 15 mW per gate equivalent<sup>17</sup>. Implementing the two logic levels with TTL gates would produce a total typical propagation delay of 26 ns and a power consumption of 10 mW per gate. Thus there is no performance advantage to be attained by using ROMs. The increased reliability and improved packing density of the ROM solution are strong incentives, however (e.g. a random logic implementation of the 1024-bit ROM could require as many as 36 packages).

#### Programmable Logic Arrays (PLAs)

In order to relate the PLA to the preceding discussion of the ROM, it will first be described in terms of the so-called Super ROM model<sup>11</sup>. It has been shown that the major drawbacks of the ROM, when used to replace combinational logic, are its fixed address decoder and the necessity for all addresses to contain data. The PLA may be considered as

37/.....

a small ROM with a programmable address decoder (Fig. 3.7).

The first matrix enables any  $q$  of the  $2^m$ -input addresses to be decoded onto the  $q$  address lines.  $q$  is generally smaller than  $2^m$ . Thus the second matrix (which corresponds to the ROM matrix of the previous section) now has dimensions of  $q \times n$  instead of  $2^m \times n$ . The significance of this is obvious if one considers a PLA realization of the EBCDIC to ASCII decoder. Only 128 characters need to be decoded, therefore  $q = 128$ . The decoder could be implemented with a PLA consisting of a 12-input, 128-output address decoder and a 128 x 8-bit ROM. The total number of cross-points to be programmed is

$$\begin{aligned} m \cdot q + q \cdot n &= q(m + n) \\ &= 128(12 + 8) \\ &= 2\,560, \text{ compared to the } 32\,768 \text{ bits for} \end{aligned}$$

the ROM solution. The two PLA matrices are together equal to 7,81% of the size of the single ROM matrix, and the usage of the PLA is 100%. The decoder is far less complex, consisting of only 128 AND gates instead of 4 096. Equation 3.10 may be rewritten for the PLA as follows

$$\begin{aligned} \emptyset_{tp}/p &= (D_r + E_r q(m + n))/p + F_r(m + n) + \\ & (A_r + B_r q + C_r q(m + n))/i \end{aligned} \quad 3.13$$

The following points are observed

38/.....




Fig.3.7 The SuperROM model of the PLA



- (i)  $\emptyset_{tp}/p \rightarrow F_r (m + n)$  as  $p \rightarrow \infty$ , the same limit as for the ROM. Therefore, for very large quantities the PLA has no cost advantage over the ROM.
- (ii) Production overheads are smaller for the PLA. Comparing the last terms in equations 3.10 and 3.13, it is clear that

$$(A_r + B_r q + C_r q (m + n))/i \ll (A_r + B_r 2^m + C_r 2^m n)/i$$

For the example above:

$$(A_r + 128 B_r + 2\,560 C_r)/i \ll (A_r + 4\,096 B_r + 32\,768 C_r)/i$$

The two terms in the above inequality represent the total production overheads for PLAs and ROMs. Letting  $p$  be a constant, the per unit production overheads are:

$$\emptyset_{pp}/p = K_p/i \quad 3.14$$

and

$$\emptyset_{pr}/p = K_r/i \quad 3.15$$

40/.....

where  $K_p < K_r$ . These relations are shown in Fig. 3.8.  $\phi_{pp}/p$  tend to zero much quicker than  $\phi_{pr}/p$  as production increases. This is a particularly important point for the small-volume producer as it shows that PLA production is economical in smaller volumes than ROMs.

(iii) Letting  $i \rightarrow \infty$  with  $p$  finite, the overheads may be neglected. From 3.10 and 3.13 the remaining costs are:

$$\begin{aligned}\phi_{rp}/p &= (D_r + E_r q (m + n))/p + F_r (m + n) \\ &= k'_p/p + F_r (m + n)\end{aligned}$$

for the PLA and

$$\begin{aligned}\phi_{rr}/p &= (D_r + E_r 2^m n)/p + F_r (m + n) \\ &= k'_r/p + F_r (m + n)\end{aligned}$$

In this case  $k'_p \ll k'_r$  (because  $q(m + n) \ll 2^m n$ ).

Thus  $\phi_{rp}/p$  will tend towards the limit of  $F_r(m + n)$  much quicker than  $\phi_{rr}/p$  (Fig. 3.9). The per unit cost of the PLA is therefore lower in the small and medium quantity region.

The PLA has been described in terms of the ROM model and its cost structure compared to that of the ROM. For the user it is perhaps best described directly in terms of logic equations - the so-called AND-OR model<sup>11</sup>. The address-decoding matrix is called the AND array and the ROM matrix the OR array.




Fig.3.8  $\phi_t/p$  vs  $i$




Fig.3.9  $\phi_t/p$  vs  $P$

Input variables  $I_1$  to  $I_m$  are formed into various products  $p_1$  to  $p_q$  by the AND array. These appear on the address lines (now called product-term lines). Each product-term line represents a term of the form  $P_5 = I_1 \bar{I}_4 I_7 I_8 \bar{I}_{11}$  (for example). The OR array generates sums of these products to form the outputs (e.g.  $Q_4 = P_1 + P_4 + P_6 = I_3 \bar{I}_7 I_8 + I_1 I_2 \bar{I}_4 + I_9 \bar{I}_{11}$ ). A PLA can represent any n-logic equations in sum-of-products form, with a maximum of m-inputs and q product terms. The AND-OR terminology will be used in subsequent chapters.

A third method of describing a PLA is by means of a truth-table. This is simply a tabulated version of the logic equation description and will not be discussed.

PLA electrical performance is technology-dependent. However, as the basic element (a decoupled, programmable cross-point) is the same, it follows that PLAs and ROMs implemented in the same technology will have similar electrical characteristics.

PLA applications have been described in several publications in recent years. The following are worthy examples which have appeared in the literature.

- (i) A tape-deck controller<sup>11</sup>.

A PLA has been used to decode the control signals reaching a tape controller from the computer. Seven different commands are required to generate pulses of different widths on 2 outputs to the tape-drive mechanism. The pulses are generated by a 6-stage counter which divides down a

a clock frequency from the main frame. The PLA combines the control signals with the pulses of various widths emanating from the counter and produces START and STOP signals which are latched and fed to the tape drive (Fig. 3.10). Fourteen inputs, two outputs and 18 product terms are used. A TTL equivalent requires 20 packages.

(ii) A controlled shift register<sup>11</sup>.

A PLA has been used together with eight D-type flip-flops to form an 8-bit shift register with various shift patterns: arithmetic shift, logical shift or circular shift, left or right. The PLA uses 4 control signals to define the next-state condition of the flip-flops (Fig. 3.11).

(iii) Decoding microstore addresses in microprogrammed computers<sup>11</sup>.

In a single microprogrammed computer the contents of the instruction register (i.e. the macro-instruction in machine code) is used to initiate a sequence of micro-instructions in the control store. Usually this is done simply by having the instruction register contain the starting address of the required microroutine. However, as each microroutine occupies several words of microstore, this is wasteful of address bits in the instruction register. For example, if a computer has a set of 100 macro-instructions, each of which initiates a




Fig.3.10 Tape deck controller




Fig.3.11 A controlled shift register

sequence of five micro-instructions, then the instruction register must contain enough address bits to address 500 microwords, although only 100 will be addressed. This is because the starting addresses are spaced five words apart. Another problem is the varying width of the address field in the instruction register, depending on the type of instruction being implemented. The micro-store must have as many address bits as the longest address field, even though many locations are not used. Both of these problems can be overcome by the use of a PLA between instruction register and control store (Fig. 3.12). The PLA translates the variable length addresses in the instruction register starting addresses for the microcoder routines, thus enabling the best possible use of the available address bits to be made and enabling the smallest possible ROM to be used for the control store.

- (iv) As a microstore in a minicomputer<sup>18</sup>.

Special-purpose PLAs have been used as the actual microstore in a minicomputer (Computer Automation Naked Mini/LSI). These PLAs, each with 20 outputs, store all the microcode sequences for the 168 macro-instructions. The machine is designed on a 4-bit slice basis. All the advantages described in example (iii) also accrue in this case. Seven LSI chips are used to implement a complete 16-bit minicomputer.

46/.....




Fig.3.12 Use of a PLA in a microprogrammable mini-computer



(v) A Core-Memory Patch<sup>19</sup>.

A certain number of faults are to be expected in a large core memory. It has been estimated that a 64k x 8-bit memory could contain as many as 100 defective cores (0,02% fault rate). These can be repaired by a hand restringing routine. Alternatively an auxiliary memory can be used. However, because the faults can occur anywhere in the memory, the addresses of defects will be scattered over a wide range. This is a perfect application for a PLA, which can be used to compress the odd addresses onto product lines, one for each fault. The fault lines are used to generate outputs, which address a small auxiliary RAM, which replaces the damaged cores.

(vi) Fault Monitor Networks in data Multiplexing Systems<sup>20</sup>

PLAs have been used to monitor the selection status of all the inputs to a multiplexer. For correct transmission only one channel of a TDM system must be allowed to transmit at a given moment. Any fault in the multiplexer which allows simultaneous transmission from more than one channel will cause an erroneous transmission. By monitoring the selection-status bits, the PLA(s) form an error-detection system.

(vii) A vectored priority interrupt system<sup>19</sup>

PLAs have been used to decode an 8-bit priority interrupt vector into memory address of subroutines

to service the relevant peripheral. This is a similar application to that described under (iii) above.

iii) Generation of characters for a CRT display<sup>20</sup>.

Diode-array PLAs have been used for the logical generation of patterns on a CRT display. The information stored in the PLA is used to modulate the Z-axis of the CRT. ROMs have been used for the same function but the cost of the PLA solution is much lower because only the small number of squares on the screen which can produce standard characters needs to be considered when storing data. In the ROM solution the entire surface must be stored.

#### 3.4 Summary of Conclusions

On the basis of a study of the various alternatives described in 3.3, it was decided that the PLA is probably the most suitable component for local production. The following factors pointed to this.

1. A demand exists for a component suitable for applications where a microprocessor is too sophisticated or too sequential, while random logic is unacceptably space- or power-consuming.
2. Small volume pre-production overheads are smaller for a PLA than for a ROM and are probably about the same as gate arrays or custom ICs.
3. Per unit costs for small or medium volumes (< 2 000 circuits) are lower for PLAs than for any of the alternatives.

4. Design times are shorter than for custom ICs, gate arrays or ROMs because of the simplified interconnection problem.
5. A PLA implements logic equations in sums-of-products form, which is the most suitable form for minimization by means of existing techniques such as Karnaugh diagrams and Quine-McCluskey algorithms.

50/.....

## CHAPTER 4

### 4. CHOOSING A TECHNOLOGY

The original specifications for this design (see Chapter 1) called for an uncommitted digital IC suitable for relatively low-speed applications (below 1 MHz) and featuring a low-power consumption. At the time it was envisaged that  $I^2L$  might be used in the design because of its suitable electrical characteristics. However, because of difficulty in adapting the  $I^2L$  cell for array use, it was decided to first investigate the more conventional diode and transistor arrays used in commercial PLAs. This chapter compares some process-compatible diode and transistor structures based on commercial designs. It will be shown that these structures are inherently unsuitable for low-speed, low-power applications. This discussion is used as a basis for a description of  $I^2L$  and its development from conventional direct-coupled transistor logic (DCTL).

#### 4.1 Requirements for PLA structures and technology

Fig. 4.1 is a block diagram of a PLA showing the following sections:

1. Input interfaces.
2. Output interfaces.
3. AND-array.
4. OR-array.

Neglecting initially the form of (1) and (2) (which depend on the type of logic with which the PLA is intended to interface), basic structures and technology must be developed for the AND- and OR-arrays. However, de Morgan's theorem states that

51/.....




Fig. 4.1: Block Diagram of a PLA

$$P_1 + P_2 + P_3 + \dots + P_n = \overline{P_1 \cdot P_2 \cdot P_3 \cdot \dots \cdot P_n}$$

or alternatively

$$P_1 \cdot P_2 \cdot P_3 \cdot \dots \cdot P_n = \overline{\overline{P_1} + \overline{P_2} + \overline{P_3} + \dots + \overline{P_n}}$$

Thus, by pre- and post-inversion the same structure may be used for both arrays. The structure may implement either an AND- or an OR-operation. It will be shown that for certain structures the pre-inversion of signals is implicit.

What are the requirements of the basic cell in such a matrix?

1. It must allow coupling of a signal in one direction only, from input to output. If not, all inputs to the array will be rigidly connected to each other, with an undefined logic state.
2. It must be as compact as possible and have an aspect ratio close to unity, in order to form an array of realistic proportions. For example, consider the following hypothetical PLA (Fig. 4.2):

Number of inputs (m) = 16

Number of outputs (n) = 8

Number of product terms (q) = 96

Total dimensions of the two arrays: 3 mm x 3 mm.

The AND-array will have 2 m-inputs (the m-inputs to the package plus their complements which are generated in the interface circuitry) and q-outputs. The OR-array has q-inputs and n-outputs. For a basic cell with dimensions  $\Delta x$  and  $\Delta y$ , the overall dimensions of the arrays are




Fig.4.2 Dimensions of a hypothetical PLA

$$X = q \Delta x$$

$$\text{and } Y = (2m + n) \Delta y.$$

$$\therefore \Delta x = \frac{X}{q} = \frac{3\,000}{96} = 31,25 \text{ } \mu\text{m}$$

$$\text{and } \Delta y = \frac{Y}{2m + n} = \frac{3\,000}{2 \cdot 16 + 8} = 75 \text{ } \mu\text{m}.$$

The basic cell, therefore, has an area of  $31,25 \times 75 = 2\,344 \text{ } \mu\text{m}^2$ , and an aspect ratio of  $\frac{75}{31,25} = 2,4$ .

3. Power consumption must be as low as possible. This is a stringent requirement of this particular design.
4. The propagation delay of the cell must be as small as possible.
5. It must be easily programmable.
6. The cells must be easily interconnectable.

In addition, the following constraints apply to this particular design.

7. The cell must be realizable in bipolar process 1A with the minimum of process alteration (preferably none whatsoever).
8. All structures must be designed in accordance with process 1A layout rules (see Appendix A1).

These two constraints place a considerable restriction on the type of cell which may be used. Firstly, any possibility of using a MOS-structure must be ruled out completely. This is a pity, as single-channel MOS-technology enables high packing densities to be achieved. Some excellent PLAs have been produced using MOS-structures<sup>21, 22 & 23</sup>. The second restriction is on the maximum packing density attainable. This will ultimately be limited by the minimum dimensions allowed by the layout rules.

55/.....



## 4.2 Methods of personalization

Some bipolar structures will now be examined in terms of the above requirements. However, as the method of programming (or personalization) used has a bearing on structural details, some possible programming methods will first be discussed.

A PLA in the unprogrammed state will either have all cells connected to both rows and columns, or all cells isolated from either a row or a column (Fig. 4.3). In the former case, programming consists in disconnecting cells not required from either the row or the column (whichever is easier), and in the latter case in connecting a required cell to a row or a column in order to complete the logic path from input to output. Thus, programming may be achieved either by making or breaking a connecting link at each cell. The following methods have been used to achieve this in commercial designs.

### 4.2.1 Mask programming

A PLA may be personalized for a specific function by designing a suitable contact pattern (metallization) mask. Generally, the contact pattern mask will consist of some compulsory metallization as well as some optional connections which may either be included or omitted<sup>8</sup>. Fig. 4.4(a) shows the contact pattern of a programmed diode array. Diodes may be connected to the vertical conductors (which are compulsory) by means of small links (which are optional). An alternative method is to run the conductors over the diodes and program the PLA by means of a personalized contact window mask, which




Fig.4.3(a) Programming by forming links




Fig.4.3(b) Programming by breaking links




Fig. 4.4: Mask Programming Methods

(a) Programmable Metallization

(b) Programmable Contact Windows

opens windows in the silicon dioxide layer over the diodes which need to be connected to the conductors<sup>22</sup> (Fig. 4.4(b)). In the case of structures designed according to process 1A layout rules, the latter method enables some saving of space to be achieved and is therefore preferable, as it maximizes packing density. From a production point of view this method is slightly less convenient, as the personalization now takes place one step earlier in the process. The aluminium evaporation step must now be carried out after personalization, which will tend to increase the turn-around time of a design slightly.

#### 4.2.2 Electrical (field) programming

Field-programmable logic arrays (FLPAs) are becoming increasingly popular, as they enable the user to verify his design easily. Mask-programmable logic arrays are cheaper to produce in large quantities though, as the time-consuming electrical programming operation of the FPLA is avoided<sup>11</sup>. Personalization may be achieved by means of fusible links, usually made of a nickel-chromium (Ni Cr) alloy. Programming is the inverse of the operation used to program a mask-programmable device where connections are made by adding links or opening contact windows. In a virgin FPLA all connections are already made and the unwanted connections are blown by the application of suitable currents. Apart from the Ni Cr-technology, it has been suggested<sup>5</sup> that links consisting of

suitably doped polysilicon deposited on the silicon surface could also be used. However, as none of these fusible link techniques forms part of the standard process it is not considered practical to try and produce an FPLA.

#### 4.2.3 Laser programming

Lasers may be used to program PLAs by burning away unwanted connections. Laser PLAs must be programmed by the producer, but as no special masks are needed, they are cheaper than mask-programmable devices in small quantities. Rockwell use laser encoding when programming their P/N 15900NB PLA in small quantities, while using conventional mask programming for larger quantities<sup>24</sup>. Laser programming may therefore be seen as a secondary programming method which may be used to personalize small quantities of mask-PLAs.

In view of process constraints it would appear that a mask-PLA would be the most suitable for local production. It was decided to produce a PLA using the contact window mask for personalization, in order to maximize packing density. The structures to be described were all designed with mask programming in mind, but could be modified to suit other methods.

#### 4.3 Silicon PN-diode arrays

Silicon diodes are the most widely used element in PLAs. Several successful commercial designs have been based on this simple structure. They include the following:

1. The Rockwell P/N 15900NB, which uses an array of 128 x 46 silicon-on-sapphire (SOS) diodes<sup>24</sup>. These diodes permit fast switching because of reduced substrate capacitance.

No interfaces are provided and each diode may be connected as part of the AND- or the OR-array.

2. The National Semiconductor DM 7575/76 and DM 8575/76, TTL compatible PLAs with a 14 x 96-gate AND-array and a 96 x 8-gate OR-array<sup>17</sup>.
3. The Monolithic Memories 5775A, a pin-compatible replacement for the National product<sup>25</sup>.

In a bipolar process such as process 1A, four regions are used to form npn-transistors (see Fig. 4.5).

1. An n-type region consisting of an  $n^-$  epitaxial layer and an  $n^+$  diffused buried layer which forms the collector.
2. A diffused p-type region which forms the base.
3. A diffused  $n^+$ -region which forms the emitter.
4. A deep  $p^+$  isolation region extending down to the substrate (junction isolation).

A diode may be formed between any two regions of opposite polarity. As the  $p^+$  isolation region is grounded, it is of no value as an anode. Collector-base or base-emitter junction diodes must therefore be considered. There is a further problem. Process 1A does not make provision for multilayer metallization<sup>26</sup>, and so interconnection of cells along one axis of the PLA must take place via a diffused region in the silicon (an 'underpass'). This may be achieved by making one electrode common to all diodes so that it serves as an underpass as well. Two structures based on this principle are shown in Figs. 4.6(a) and 4.6(b). In

61/.....




Fig.4.5 Cross-section of an npn transistor  
(not to scale)




Fig. 4.6: Silicon diode arrays.

(a) Common anode structure.

(b) Common cathode structure.

63/.....



the first, a region of p-base diffusion forms a common anode, while a row of cathodes are formed by islands of emitter diffusion. Any array of AND-gates may be formed in this way. As the base-width below the emitters is small, injection will take place into the n-collector region. The latter must therefore be periodically connected to the base region. This is the normal way of connecting transistors to form diodes in integrated circuits<sup>8</sup>. Connecting base to collector also lowers the effective resistance of the anode, as the buried  $n^+$ -strip ( $10 \Omega/\square$ ) appears in parallel with the p-base diffusion region ( $100 \Omega/\square$ ). The second structure uses the collector-base junction and is a little simpler. A common cathode is formed by the n-collector region and islands of p-base diffusion form anodes, thus implementing an OR-structure.

All dimensions in these two structures are the minimum allowed by the process 1A layout rules<sup>26</sup>. Some important physical parameters are summarised in Table I. The common anode structure has a higher packing density and a better aspect ratio. It also has a higher breakdown voltage. However, voltage drops in the anode region limit its use in large arrays.

#### 4.4 Schottky (aluminium-silicon) diodes

Schottky diodes have also been used in a commercial bipolar PLA. Signetics use Schottky diodes in the AND-array of their 825100 FPLA,

thereby achieving a speed advantage over conventional silicon diode PLAs<sup>11 & 19</sup>. A Schottky contact may be formed between an aluminium contact and a lightly doped n-type silicon region. In our conventional bipolar process the n-type epitaxial layer has doping concentration of  $8 \times 10^{15} \text{ cm}^{-3}$ , which would enable a Schottky contact to be formed. A Schottky diode array could therefore probably be formed as shown in Fig. 4.7, although this structure is not standard for process 1A and has not yet been attempted. The proposed structure is designed according to minimum layout rules and has a similar packing density to the silicon diodes discussed (see Table I).

#### 4.5 Transistor arrays

Intersil use two transistor arrays in their IM 5200 FPLA, which has 14 inputs, 8 outputs and 48 product terms<sup>27</sup>. In the unprogrammed state the transistor bases are open, so that a high resistance exists between collector and emitter. Programming consists in shorting out the base emitter junction by avalanche-induced migration of carriers. The transistor may now be considered simply as a base-collector diode.

Signetics use an extremely compact transistor cell in the OR-array of their 825100 FPLA<sup>19</sup>. Fig. 4.8 shows a section of the array. Each cross-point consists of a common collector (emitter follower) npn-transistor with its base connected to an input line and its emitter driving an output line (via a Ni Cr fusible link). The transistor functions in the same way as a diode, except that




Fig.4.7 A Schottky-diode array




Fig.4.8 An emitter-follower transistor array

it can deliver a greater current to the output ( $(\beta + 1)$  times the input current). Fig. 4.8 shows why this structure is also very compact: because of the common collector configuration, no  $p^+$ -isolation is necessary, and the  $n^-$  epitaxial layer and  $n^+$  buried layer form a continuous positive supply voltage plane for the whole circuit. The packing density is approximately double that of the diode arrays (see Table I). Because the buried layer is continuous it provides a very low resistance path for current flow to the collectors. On the other hand, a voltage drop also occurs in the base region, and as the sheet resistance of this diffusion is fairly high ( $100 \Omega/\square$ ), this can be serious. It could be reduced either by widening the base strip or, more effectively, by placing a path of low resistance in parallel with it. The  $n^+$ -emitter diffusion has the lowest sheet resistance of all the diffusions in the process ( $3,7 \Omega/\square$ ) and is the obvious choice. If the base diffusion strip is widened from  $28 \mu\text{m}$  to  $52 \mu\text{m}$  or  $16 \mu\text{m}$  wide strip of emitter diffusion may be inserted into the region and periodically connected to the base region by means of metallization to ensure a good ohmic contact. The base resistance is now negligible in comparison to that of the  $n^+$ -strip. The packing density has been considerably degraded but is still superior to that attainable with diode arrays.

#### 4.6 Comparison of structures

All the structures considered are similar, in that each of them uses a pn-junction (either a diode or the base-emitter junction of a transistor) as a decoupling element. The physical characteristics

TABLE I

Structure	Cell area ( $\mu\text{m}^2$ )	Aspect ratio	Packing density ( $\text{mm}^{-2}$ )	Resistance ( $\Omega$ )
Common-anode (Base-emitter) diode	1 536	2,67	651	30
Common-cathode (Collector-base) Diode	1 824	3,17	548	12
Schottky diode	1 632	2,83	612	30
Emitter-follower transistor	864	1,5	1 157	86
Emitter-follower transistor with $n^+$ strip	1 440	2,5	694	5,5

of these structures are compared in Table I. The resistance per cell has been included here as it is also strongly geometry-dependent. From the point of view of functional density, the common collector transistor array with an  $n^+$ -strip would be the best choice, as it has a high packing density and a low resistance, enabling large arrays to be formed.

Table II compares the electrical performance of commercial devices using some of the technologies discussed. The structures are compared on a basis of power consumption, propagation delay and the product of these two, known as the power-delay product. Because the structures are electrically similar, it is understandable that their power-delay products are also very similar. The lower values are achieved by means of special technology such as SOS-diodes (which have very low stray capacitance) and Schottky diodes (which have no excess stored charge). Using conventional silicon diodes suitable for process 1A, a power-delay product of about 7 pJ could be achieved. The power-delay product expresses the amount of energy required to change the logical state of devices. As such it is a useful measure of the 'efficiency' of a digital logic element. If delay time is plotted against power consumption on a double logarithmic scale (Fig. 4.9), a constant power-delay product may be represented by a straight line as shown. While a low power-delay product is desirable for a logic family, the power consumption and propagation delay must also conform individually to certain restrictions.

TABLE II

Device	Technology	Delay per element (ns)	Power consumption per element ( $\mu\text{m}$ )	Power-delay product (pJ)
National DM 7575	Silicon diodes	45	159	7,1
Rockwell P/N 15900	Silicon-on-sapphire diodes	25	85	2,1
Signetics 825100	Schottky diodes in the AND-array, Emitter-followers in the OR-array	25	148	3,7

70 /.....




Fig. 4.9: Propagation delay vs power consumption for different logic families



1. The maximum power consumption is always limited, either by the maximum chip temperature allowable or by power-supply considerations (e.g. portable battery-operated equipment).
2. The maximum delay is limited by the maximum clock frequency at which the circuit must operate.

The most suitable logic family for a given application will be one which satisfies the above criteria and which has the lowest power-delay product. Returning to the specifications of Chapter 1 we find that the trade-off between power consumption and maximum frequency of the silicon diode array is not particularly suitable, despite its relatively low power-delay product (7 pJ, compared to 140 pJ for TTL and 55 pJ for ECL)<sup>10</sup>. Assuming negligible delays in the interface circuitry, a maximum clock frequency of 1 MHz implies a total propagation delay of less than half a clock period, or 500 ns. Assuming identical elements in both AND- and OR-arrays, this means a delay of 250 ns per cross-point element. The diode-array elements can switch five times faster than this, but at the expense of a high power consumption. It is possible to reduce the power consumption and increase the delay by using high-valued pull-up resistors, but this makes the resistors very large, thus reducing the packing density.

#### 4.7 Integrated injection logic (I<sup>2</sup>L)

Integrated injection logic<sup>28</sup>, also known as merged transistor logic (MTL)<sup>29</sup> or multi-collector logic (MCL)<sup>30</sup>, is a comparatively new

bipolar logic family. Its most important features are a high functional density, a low power-delay product, and the ability to program the speed-power trade-off to suit a particular application. It can be produced on a standard bipolar production line with little process alteration.

Fig. 4.10(a) shows direct-coupled transistor logic (DCTL) gates with a resistor load in the collector circuit of each gate. The value of the resistor defines the working point of the gate and hence its power consumption. The transistors are always either off or saturated, and virtually all the power is dissipated in the load resistors. The power consumption per gate is therefore approximately

$$P_g = \frac{V_{CC}^2}{R_L}$$

If the resistor is made of material of sheet resistance  $R_s$ , and the minimum strip-width allowable is  $W$ , the resistor requires an area of

$$A_R = \text{number of squares} \times \text{area of one square.}$$

$$= n \cdot W^2$$

$$= \frac{R_L}{R_s} \cdot W^2.$$

$$= \frac{V_{CC}^2 \cdot W^2}{R_s \cdot P_g}$$

$$= \frac{k}{P_g}$$

with  $k = \frac{V_{CC}^2 \cdot W^2}{R_s}$




Fig.4.10(a) DCTL gates with resistor loads




Fig.4.10(b) DCTL gates with pnp-transistor loads

Thus power consumption can only be reduced by decreasing the packing density. If, on the other hand, the resistor is replaced by an active load in the form of a pnp-transistor operating as a current source (Fig. 4.10(b)), the area of the load device is independent of the power level, which may be defined by suitably biasing the pnp-transistors. For the same operating current, the power dissipation in the pnp-transistor is the same as in the resistor of the DCTL-gate and is also virtually the total dissipation of the gate. This can be reduced by lowering the supply voltage  $V_{cc}$ . An argument against this is that the voltage noise margin is reduced because the logical '1' voltage level is now closer to the logical '0' level. However, this is not such a serious problem as it may seem, for two reasons:

1. In an LSI circuit, capacitive and inductive coupling is minimized by the small dimensions of all components and interconnections.
2. While the voltage noise margin is low, the power noise margin is still fairly high, because there is always a low impedance path to ground in the circuit.

In  $I^2L$  the supply voltage is reduced to the minimum necessary to still switch the npn-transistors on, namely one base-emitter diode voltage drop of about 0,7 V. The bases of the pnp-transistors may now be biased simply by connecting them to ground.

One of the main reasons for the lower packing density of bipolar circuits is the necessity for isolation between transistors (unlike single channel MOS-technology). Although npn-transistors

are usually operated in a common emitter-mode, it is in fact the transistor's collector which is formed by the bulk material of the epitaxial layer, and without isolation all the collectors would form a common region. If, however, the transistors are operated in the inverted mode, i.e. the emitter is treated as the collector and vice versa, then the isolation may be dispensed with and the epitaxial layer and buried  $n^+$ -layer will form a common emitter region and a ground plane for all the transistors. The advantage of grounding the bases of the pnp-transistors is now evident: the pnp- and npn-transistors may now be merged together as shown in Fig. 4.11(a). The epitaxial layer forms both the base of the pnp- and the emitter of the npn-transistor, while the right-hand p-region forms the base of the npn and the collector of the pnp (hence the name 'merged transistor logic'). Fig. 4.11(b) shows the realization of the same circuit using conventional isolated structures. There is a great saving of area in the  $I^2L$  structure because of the omission of the  $p^+$ -isolation and the merging of the two transistors.

Fig. 4.12(a) shows the DCTL implementation of logic functions. Each inverter decouples the signal so that the wired AND of any two or more signals may be formed. Obviously the wired-AND principle can be applied to  $I^2L$  too. Note, however, that transistors  $T_1$  and  $T_2$  can be replaced by a single transistor with two collectors. Such a structure is not possible using conventional transistors but is easily realized in  $I^2L$ . Fig. 4.12(c) shows a 4-collector  $I^2L$




Fig.4.11(a)  $I^2L$  cell




Fig.4.11(b) Same circuit with conventional structures




Fig.4.12(a) DCTL OR-gate




Fig.4.12(b) Merging  $I^2L$  npn transistors




Fig.4.12(c) Four-collector  $I^2L$  gate

gate. An  $I^2L$  cell has a fan out equivalent to the number of collectors it possesses.

Because the npn-transistor is operated 'upside down' it is understandable that it will have a low gain in the upward direction, the structure being optimized for downward gain. However, because the pnp-transistors inject identical currents into its base and collector, the requirement for correct operation is only that the effective upward current gain be greater than unity, which is easily obtainable over several decades of current. The current injected into the circuit is defined by the base-emitter voltage of the pnp-transistors, and increases at a tempo of one decade of current per 60 mV of base-emitter voltage. Thus, by a small variation of the supply voltage, it is possible to program the operating point over a wide range (typically from 1 nA to 10 mA per gate). The power-delay product of  $I^2L$  is one of the lowest attainable. A figure of 0,12 pJ has been obtained with a structure produced at NEERI, and lower values may be possible, with more optimized technology. The reasons for these low values are:

1. The power dissipation in the load elements has been minimized by reducing the supply voltage to 0,7 V.
2. Because the logic voltage swings are so small ( $V_{be} - V_{ce(sat)}$ ), the junction and stray capacitances in the circuit can be charged and discharged quicker, resulting in smaller delays.

79/.....



3. Because of the small dimensions used, junction and stray capacitances are small.

#### 4.8 Conclusions

$I^2L$  is a high-density logic family compatible with standard bipolar processes. Its electrical characteristics may be programmed to suit the requirements of the PLA, unlike the conventional diode and transistor arrays. The development of a PLA-structure based on the  $I^2L$  gate is described in detail in the following chapter.

## CHAPTER 5

### 5. THE DESIGN OF I<sup>2</sup>L STRUCTURES SUITABLE FOR USE IN A PLA

#### 5.1 Recombination processes

At low injection levels the characteristics of bipolar devices become completely dominated by carrier recombination effects. In a perfect crystal lattice, electrons and holes are unlikely to recombine directly owing to the energy bandgap separating the conduction and valence bands. According to the Shockley-Read-Hall model<sup>33</sup> the recombination rate of carriers is greatly increased in practice by the presence of recombination-generation centres, or traps. Physically, these consist of dislocations in the crystal lattice, substitutional or interstitial impurity atoms trapped in the lattice, or surface defects. In terms of the energy-band model, a trap may be considered as having a discrete energy level lying somewhere in the forbidden gap (see Fig. 5.1(a)). Such an energy level is accessible by both holes and electrons. Two recombination and two generation processes are possible<sup>34</sup> (Fig. 5.1(b)):

1. The trap is occupied by an electron. A hole moves from valence band to trap and recombines with the electron (recombination process).
2. The trap is occupied by an electron which moves into the conduction band (generation process).
3. The trap is occupied by a hole. An electron moves from conduction band to trap and recombines with the hole (recombination process).




Fig.5.1(a) Energy band model of traps




Fig.5.1(b) Generation/recombination processes

4. The trap is occupied by a hole which moves into the valence band (generation process).

In order to be an efficient recombination centre, a trap must have a roughly equal chance of capturing either a hole or an electron. This implies that the traps having the greatest effect on device performance will be those whose energy levels lie at the intrinsic level, equidistant from conduction and valence bands. The density of traps is considered constant throughout the energy bandgap, but the traps near the intrinsic level will be the most effective. Also, as no generation processes occur in forward-biased junctions, only recombination will be re-considered.

Recombination processes will be considered in three regions in the pn-diode in Fig. 5.2(a):

1. In the p-region<sup>35</sup>. At the edge of the space-charge layer

$n_p(o) = \bar{n}_p$ . For the non-equilibrium condition shown,

$$\bar{n}_p \cdot \bar{p}_p = n_i^2 e^{\frac{qV}{kT}}. \text{ Assuming total ionization of acceptor}$$

impurities,  $\bar{p}_p = N_A$ . Therefore

$$n_p(o) = \bar{n}_p = \frac{n_i^2 e^{\frac{qV}{kT}}}{N_A} \quad (5.1)$$

The electron current density injected into the p-region depends on the gradient of  $n_p(o)$  (assuming no drift field exists):

83/.....

$$J_n = q D_n \frac{dn_p(x)}{dx} \quad (5.2)$$

As a boundary condition we assume that the recombination rate is zero at the contact, i.e.

$$U_s = s (n_p(w_p) - \bar{n}_p) = 0$$

Electrons injected as minority carriers into the p-region will find that many of the traps are filled by holes and some of the electrons will fall into these traps, and recombine with the holes. The rate at which this recombination process takes place may be characterized by means of a lifetime parameter  $\tau_n$ , which is the average time before recombination. A diffusion length may also be defined as the average distance that an electron will cover before recombination, and is found to be

$$L_n = \sqrt{D_n \tau_n}$$

Using the given boundary condition, the solution of equation 5.2 is

$$J_n = q D_n \frac{n_i^2 (e^{\frac{qV}{kT}} - 1)}{N_A L_n \tanh\left(\frac{W_p}{L_n}\right)} \quad (5.3)$$




Fig.5.2(a) Bulk recombination in a pn diode




Fig.5.2(b) Surface recombination in a pn diode

The magnitude of the diffusion current flowing across the junction therefore depends on the recombination rate on the opposite side of the junction. Thus far we have assumed a recombination rate of zero at the termination of the p-region. In the case where the region is terminated by an interface with a finite recombination velocity  $s$  (such as an  $npp^+$  diode), equation 5.3 may be written in a different form, i.e.:

$$J_n = \frac{q s n_i^2 (e^{\frac{qV}{kT}} - 1)}{N_A}$$

2. In the n-region. This region may be treated by analogy with the p-region. Let  $L_p = \sqrt{D_p \tau_p}$ .

$$\bar{n}_n = N_D$$

$$\therefore p_n(0) = \frac{n_i^2}{N_D} e^{\frac{qV}{kT}}$$

$$\therefore J_p = \frac{q D_p n_i^2 (e^{\frac{qV}{kT}} - 1)}{N_D L_p \tanh\left(\frac{W_n}{L_p}\right)} \quad 5.4$$

86/.....

3. In the space-charge region<sup>34</sup>. In an intrinsic semiconductor the concentrations of holes and electrons are equal, i.e.

$$p = n = \bar{n} = \bar{p}. \text{ But}$$

$$\bar{p} \cdot \bar{n} = n_i^2 e^{\frac{qV}{kT}}$$

$$\therefore \bar{p} = \bar{n} = \sqrt{n_i^2 e^{\frac{qV}{kT}}}$$

$$= n_i e^{\frac{qV}{2kT}}$$

5.5

The rate at which electrons in the conduction band drop into traps occupied by holes is

$$U_{cp} = \frac{n \cdot f_{tp}}{\tau_{no}}$$

The rate at which holes in the valence band drop into traps occupied by electrons is

$$U_{vn} = \frac{p f_{tn}}{\tau_{po}}$$

Assuming that  $f_{tp} = f_{tn} = \frac{1}{2}$  and  $\tau_{po} = \tau_{no} = \tau_o$  the recombination rate at the pn-junction is

87/.....



$$\begin{aligned}
 U_{rp} &= U_{rn} \\
 &= U_r \\
 &= n_i^2 e^{\frac{qV}{2kT}} \cdot \frac{1}{2 \tau_o} \\
 &= \frac{n_i e^{\frac{qV}{2kT}}}{2 \tau_o}
 \end{aligned}$$

It may be shown that the recombination rate declines exponentially with distance on either side of the junction with a characteristic length of  $\frac{kT}{qE}$ , where  $E = \frac{\psi - V}{W}$ , the electric field strength. Thus

$$U_r(x) = e^{\frac{-x q E}{kT}} \cdot \frac{n_i e^{\frac{qV}{2kT}}}{2 \tau_o}$$

The recombination current density in either the p or the n -half of the space charge layer is therefore

$$\begin{aligned}
 J_r &= q \int_0^{\frac{W}{2}} U_r(x) dx \\
 &= q U_r(0) \int_0^{\frac{W}{2}} e^{\frac{-xqE}{kT}} dx
 \end{aligned}$$

88/.....

$$\begin{aligned}
 &= q U_r(0) \int_0^{\infty} e^{\frac{-xqE}{kT}} dx \\
 &= q \cdot \frac{kT}{qE} \cdot \frac{n_i e^{\frac{qV}{2kT}}}{2 \tau_0}
 \end{aligned}$$

The total recombination current for both halves of the space charge layer is twice this value:

$$\begin{aligned}
 J_{rt} &= 2 J_r \\
 &= \frac{kT n_i e^{\frac{qV}{2kT}}}{E \tau_0} \qquad \qquad \qquad 5.6
 \end{aligned}$$

Another form of recombination which must be taken into account at low current levels is recombination at silicon-silicon dioxide interfaces<sup>36</sup>. We assume that part of the p-region of the diode is terminated by a layer of thermally grown SiO<sub>2</sub>. At this surface the regular crystal structure of the silicon is interrupted and the silicon atoms form bonds with atoms of oxygen at high temperatures, to form silicon dioxide. However, the available bonds are not all saturated by oxygen atoms at the silicon-silicon dioxide interface, and the remaining bonds exhibit a strong attraction for impurities. These unsaturated bonds give rise to a number of energy

levels within the bandgap, known as surface states or Tamm-Schocckley states<sup>35</sup>. Apart from these fast surface states, a number of silicon ions also become trapped within the oxide layer as it is grown, resulting in a permanent, positive stored charge. As a result of the principle of charge neutrality, a negative charge develops on the silicon side of the interface, causing a space-charge layer to be formed there. When the diode is forward-biased, recombination takes place at the fast surface states within this space-charge layer. The recombination current density at the surface depends on the following factors:

1. The condition of the surface, characterized by the surface recombination velocity  $s$  and the surface potential  $\phi_s$ .
2. The carrier densities at the surface (holes and electrons). These depend on the deviation from equilibrium caused by the forward-biasing of the pn-junction and are exponentially related to the applied voltage and the surface potential.

The recombination velocity is a measurable constant for a given process. From the device modelling viewpoint we wish to determine the relationship between surface recombination current density and forward bias. This is difficult unless a simplifying assumption is made regarding the surface potential. For a p-type region the carrier densities at the surface are

90/.....

$$n_s = n_p e^{\frac{q(V + \phi_s)}{kT}}$$

$$= \frac{n_i^2}{N_A} e^{\frac{q(V + \phi_s)}{kT}}$$

$$\text{and } p_s = N_A e^{-\frac{q\phi_s}{kT}},$$

which yields an unwieldy solution for a general value of  $\phi_s$ . If it is assumed that  $\phi_s = \phi_{fp} - \frac{1}{2} V$ , the carrier densities become

$$n_s = p_s = n_i e^{\frac{qV}{2kT}}$$

Fitzgerald and Grove<sup>36</sup> show that the recombination current density is then a maximum and is

$$J_{rs} = \frac{2 q_s n_i}{\pi} \cdot \frac{q V}{2kT} \cdot e^{\frac{qV}{2kT}} \quad 5.7$$

In the case where one carrier density is much higher than the other, the recombination current density would be greatly reduced (recombination requiring the presence of both carrier types) and its dependence on applied voltage would be

$$e^{\frac{qV}{nkT}},$$

where  $n$  is called the emission coefficient and has a value

between 1 and 2. In practice the value of  $n$  depends on the nature of the surface.

### 5.2 A static model of the $I^2L$ cell at low and medium injection levels

The static characteristics of the  $I^2L$  cell introduced in the previous chapter will now be examined. The approximate model which will be developed is applicable under conditions of low and medium injection - high injection effects such as ohmic voltage drops in the base and 'emitter crowding' have been neglected. The model is based on the injection model of Berger<sup>37</sup>, in which lateral current redistribution effects are ignored. Kirschner<sup>38</sup> has shown that this assumption leads to inaccuracy in the calculation of the current gain of the npn transistor and has developed a two-dimensional model of the current components in the base. However, as the purpose of this analysis is to gain insight into the factors influencing  $I^2L$  performance at low currents rather than the accurate prediction of this performance, the simpler Berger model is adequate.

Fig. 5.3 shows a section and plan of a typical  $I^2L$  cell. The structure may be analysed by partitioning the base region into equally-sized regions surrounding each collector or base contact.<sup>10,37</sup> A cell with a fan out of  $F$  will have  $F + 1$  such regions. The following current components are shown:

1. The forward hole injection current  $I_{pf}$  in the lateral pnp transistor. Neglecting surface and bulk recombination in the pnp base this component is entirely collected by the pnp collector ( $\alpha \doteq 1$ ) and supplies the base current for the vertical npn transistor.

92/.....




Fig. 5.3: Current components in the  $I^2L$  cell

93/.....

$$\begin{aligned}
 I_{pf} &= \frac{q A_p D_p n_i^2 (e^{\frac{q V_{inj}}{kT}} - 1)}{N_D L_p \tanh\left(\frac{W_p}{L_p}\right)} \\
 &\doteq J_{pfs} A_p e^{\frac{q V_{inj}}{kT}} \qquad \qquad \qquad 5.8
 \end{aligned}$$

2. The reverse hole injection current  $I_{pr}$  in the lateral pnp transistor. This component exists because the pnp is saturated when the cell is ON. Analogous to  $I_{pf}$ ,

$$\begin{aligned}
 I_{pr} &= \frac{q A_p D_p n_i^2 (e^{\frac{q V_{be}}{kT}} - 1)}{N_D L_p \tanh\left(\frac{W_p}{L_p}\right)} \\
 &\doteq J_{prs} A_p e^{\frac{q V_{be}}{kT}} \qquad \qquad \qquad 5.9
 \end{aligned}$$

3. The vertical electron current in the intrinsic base of the npn transistor. For base widths  $W_B \ll L_n$  we may assume a base transport factor of unity, i.e.

$$I_c = I_{ni} = \frac{q A_c D_n n_i^2 e^{\frac{q V_{be}}{kT}}}{\int_0^{W_B} N_A(x) dx}$$

for a non-homogeneous base doping  $N_A(x)$ .

$$\therefore I_c = J_{ni} A_c e^{\frac{q V_{be}}{kT}} \quad 5.10$$

4. The vertical electron current  $I_{nm}$  injected under the metal contact.

$$\begin{aligned}
 I_{nm} &= \frac{q A_m D_n n_i^2 e^{\frac{q V_{be}}{kT}}}{\int_0^d N_D(x) dx} \\
 &= J_{nms} A_c e^{\frac{q V_{be}}{kT}} \quad 5.11
 \end{aligned}$$

assuming  $A_m = A_c$ .

5. The vertical electron current  $I_{no}$  injected into the oxide covered base region. The exact expression for this current is not known, but as has been shown its maximum possible value is

$$I_{no} = \frac{q^2 (A_E - A_C) (F + 1) s_o n_i V_{be} e^{\frac{q V_{be}}{2kT}}}{\pi kT}$$

Assume a general equation

$$I_{no} = J_{nos} (A_E - A_C) (F + 1) e^{\frac{q V_{be}}{nkT}} \quad 5.12$$



with  $1 \leq n \leq 2$  and small variation in  $V_{be}$ .

6. The vertical hole current  $I_{pv}$  injected into the epitaxial layer and buried  $n^+$  layer.

$$I_{pv} = \frac{q A_E (F + 1) s_B n_i^2}{N_D'} e^{\frac{q V_{be}}{kT}}$$

where  $N_D' > N_D$  as a result of the buried layer outdiffusion.

$$\therefore I_{pv} = J_{pv} A_E (F + 1) e^{\frac{q V_{be}}{kT}} \quad 5.13$$

7. The recombination current (holes and electrons) which flows to the space-charge layer of the emitter-base junction.

$$I_{rs} = \frac{kT n_i A_E (F + 1)}{E \tau_o} e^{\frac{q V_{be}}{2kT}}$$

$$= J_{rss} A_E (F + 1) e^{\frac{q V_{be}}{2kT}} \quad 5.14$$

for small changes in  $V_{be}$ .

8. The lateral hole current  $I_s$  which flows out of the side-walls. This current is a particular problem in the case of non-isolated structures.

$$I_s = \frac{q A_s (2(F + 1) + 1) D_p n_i^2}{N_D L_p \tanh\left(\frac{W_s}{L_p}\right)} e^{\frac{q V_{be}}{kT}}$$

$$= J_{ss} A_s (2F + 3) e^{\frac{q V_{be}}{kT}} \quad 5.15$$

Other currents which have been neglected are recombination currents in the space-charge layer of the collector-base junction, bulk and surface recombination in the base of the npn transistor and between cells and hole and electron currents flowing between the injector and the buried layer.

The effective upward current gain per collector is given by the equation

$$\beta_u = \frac{I_c}{\sum I_B}$$

$$= \frac{I_c}{I_{pr} + I_{nm} + I_{no} + I_{pv} + I_{rs} + I_s}$$

$$= \frac{J_{nis} A_c e^{\frac{q V_{be}}{kT}}}{J_{prs} A_p e^{\frac{q V_{be}}{kT}} + J_{nms} A_c e^{\frac{q V_{be}}{kT}} + J_{nos} (A_E - A_C) (F+1) e^{\frac{q V_{be}}{nkT}} + J_{pvs} A_E (F+1) e^{\frac{q V_{be}}{kT}} + J_{rss} A_E e^{\frac{q V_{be}}{2kT}} + J_{ss} A_s (2F+3) e^{\frac{q V_{be}}{kT}}}$$

5.16

in the medium, low and very low injection regions. The common base current gain  $\alpha_p$  of the lateral pnp transistor is also of some importance. In the model used only medium injection effects in the pnp transistor are included, and so the model does not predict the fall-off of  $\alpha_p$  at low currents. This is not very serious, as the percentage fall-off

of  $\alpha_p$  is much smaller than that of  $\beta_u$ . Assuming that the base transport factor is close to unity,  $\alpha_p$  is approximately equal to the emitter injection efficiency, which is

$$\begin{aligned}
 \alpha_p &= \frac{I_{pf}}{I_{pf} + I_{nr}} \\
 &= \frac{\frac{q A_p D_p \bar{p}_n}{W_p} e^{\frac{q V_{inj}}{kT}}}{\frac{q A_p D_p \bar{p}_n}{W_p} e^{\frac{q V_{inj}}{kT}} + \frac{q A_p D_n \bar{n}_p}{L_n} e^{\frac{q V_{inj}}{kT}}} \\
 &= \frac{1}{1 + \frac{D_n \bar{n}_p W_p}{D_p \bar{p}_n L_n}}
 \end{aligned} \tag{5.17}$$

What are our goals when attempting to optimize  $I^2L$  static performance? We wish to develop devices which function correctly over a wide range of current values and with minimal power consumption at all times. The first requirement indicates a minimum value for  $\beta_u$  of somewhat greater than 1 over a wide current range. Although a cell will operate when  $\beta_u = 1$ , a value of 2 is more practical in view of noise margin considerations<sup>39</sup>. With regard to the second requirement, consider

98/.....

the power consumption of a cell at a given value of collector current:

$$P_g = V_{inj} I_{inj}$$

$$= \frac{V_{inj} I_c}{\alpha_p \beta_u}$$

Thus for minimum power consumption we must maximize  $\alpha_p \beta_u$  while maintaining a value of  $\beta_u > 2$ . Because of the standard process used, only limited modifications to the process are permissible. However the following two processes represent little deviation from standard processing and greatly improve performance.

1. Reduction of the epitaxial layer thickness from 10  $\mu\text{m}$  to 6,5  $\mu\text{m}$ . This has the effect of bringing the buried  $n^+$  layer much closer to the p-base region than in the case of a normal transistor. As the buried layer outdiffuses (especially during the long isolation drive-in step) it tends to raise the donor concentration in the emitter near the emitter-base junction. This reduces the vertical injection of holes into the emitter ( $I_{pv}$ ), thereby improving the emitter injection efficiency. It is then also permissible to reduce isolation drive-in time from 16 hours to about 7 hours as a large outdiffusion of the buried layer and a large indiffusion of the  $p^+$  isolation are not necessary. A

problem can arise here though, as a result of the  $\pm 10\%$  tolerance of the epitaxial layer thickness. If the layer is too thick poor emitter injection efficiency is obtained, while if it is too thin breakthrough to the collectors is possible (see Fig. 5.4(a)). This tolerance did prove to be a source of low yield in production devices. Another disadvantage is that conventional transistors produced on the same wafer will have low breakdown voltages, as the outdiffusion of the buried layer will tend to raise the collector doping, just as it raises the emitter doping of inverted transistors. This can create problems when designing interface circuits compatible with high voltages (see 5.6). Using a  $6,5 \mu\text{m}$  epi layer, the breakdown voltage has been found to be in the region of 6 V, compared to 12 V for the standard thickness.

2. A modified sintering process which reduces the surface state density. Process 1A rules specify a 15 minute sinter in dry  $\text{N}_2$  at  $500^\circ\text{C}$  after etching of the aluminium. It has been established that an alternative sintering method, consisting of a 30 minute sinter in wet  $\text{N}_2$  at  $450^\circ\text{C}$  before etching of the aluminium, greatly improves the current gain of both pnp and npn transistors at low currents<sup>40 & 41</sup>. The effect of this sintering process is to reduce the surface state density in the

100/.....




Fig. 5.4(a). Photograph of a Gate (MCL4) Showing Breakthrough of the Buried Layer to the Collectors (1<sup>o</sup> Bevel and Stain Method)




Fig. 5.4(b).  $I_C$ ,  $I_E$  and  $I_B$  as Functions of  $V_{be}$ . (MCL2)

oxide layer covering the base, which reduces the surface recombination current  $I_{no}$ . The total base current consists of four current components which are proportional to

$$e^{\frac{q V_{be}}{kT}},$$

namely  $I_{pr}$ ,  $I_{nm}$ ,  $I_{pv}$  and  $I_s$ , a current proportional to

$$e^{\frac{q V_{be}}{2kT}}$$

( $I_{rs}$ ) and the surface recombination current  $I_{no}$  which is proportional to

$$e^{\frac{q V_{be}}{nkT}},$$

where  $1 \leq n \leq 2$ . Equation 5.16 may therefore be written in the form

$$\beta_u = \frac{I_{cs} e^{\frac{q V_{be}}{kT}}}{(I_{prs} + I_{nms} + I_{pvs} + I_{ss}) e^{\frac{q V_{be}}{kT}} + I_{rss} e^{\frac{q V_{be}}{2kT}} + I_{nos} e^{\frac{q V_{be}}{nkT}}}$$

$$= \frac{I_{cs} e^{\frac{q V_{be}}{kT}}}{I_{Bs}' e^{\frac{q V_{be}}{kT}} + I_{rs} e^{\frac{q V_{be}}{2kT}} + I_{nos} e^{\frac{q V_{be}}{nkT}}} \quad 5.18$$

102/.....

Fig. 5.4(b) depicts the relationship between  $V_{be}$  and  $I_c$ ,  $I_E$  and  $I_B$  at low and medium injection levels for an  $I^2L$  cell manufactured at the National Electrical Engineering Research Institute (MCL 2; see Appendix A2.2). The value of the emission coefficient may be determined from the slope of these curves, e.g.  $n = 1$  corresponds to a slope of 60 mV per decade of current. The collector current which is purely a diffusion current has a coefficient of emission very close to unity (1,03), while the  $n$ -value of the base current slowly changes from 1,13 at 1  $\mu$ A to 2 at 100 pA. It has been found empirically that the curvature of  $I_B$  can be very accurately approximated by the summation of the three current components shown:

$$I_{B1} = 6,34 \times 10^{-18} e^{\frac{q V_{be}}{2kT}}$$

$$I_{B2} = 2,13 \times 10^{-15} e^{\frac{q V_{be}}{1,27 kT}}$$

$$I_{B3} = 2,53 \times 10^{-12} e^{\frac{q V_{be}}{kT}}$$

This is in good agreement with theory, if we assume that  $I_{rs} = I_{B1}$ ,  $I_{no} = I_{B2}$  and  $I'_B = I_{B3}$ , and indicates an emission coefficient for  $I_{no}$  of 1,27.  $I_B$



and  $I_c$  intersect at the point where  $\beta_u = 1$ , and it is obvious that their intersection is the result of the slow decrease in the magnitude of  $I_B$  compared to the  $I_c$  at low values of  $V_{be}$ , caused by recombination currents  $I_{rs}$  and  $I_{no}$ . Reducing the magnitude of these components will greatly extend the operating range of the circuit at low currents. Turning now to a structure produced at the production facility (MCL 4, see Fig. 5.5(a)) and Appendix A3.1 with completely standard processing (except for a thinner epilayer) we find an even worse result - the base current is dominated by surface recombination currents with an emission coefficient of 1,6 over many decades of current and the point at which  $\beta_u = 1$  corresponds to  $I_c = 0,31 \mu A$  (Fig. 5.5(b)). A second wafer from the same batch was removed from the production line after aluminium evaporation, sintered in wet  $N_2$  and the aluminium etched. The results are shown in Fig. 5.5(b). The component  $I_{no}$  of the base current has been reduced by a factor of 130 and the diffusion component is dominant down to a current of 6 nA below which the emission coefficient begins to increase towards 1,6.  $I_{rs}$  has also been greatly reduced by the sinter which improves the condition of the surface where the emitter-base junction intersects it.  $\beta_u$  is still greater than unity

104/.....

at 100 pA, the limit for accuracy of the measuring equipment used. The wet-sinter process improves the low current performance by reducing the surface-state density. Hydrogen atoms which are present during the sinter diffuse through the aluminium and combine with the unsaturated bonds at the silicon-silicon dioxide interface.

As these two process modifications cause little disruption of standard processing while greatly enhancing performance they will be incorporated in the production of all I<sup>2</sup>L circuits at the National Electrical Engineering Research Institute, including the PLA.

A second approach to device optimization is the development of suitable layout rules. Because of the large number of parasitic currents present, I<sup>2</sup>L performance is particularly sensitive to changes in layout rules. Our first goal is to try to optimize the  $\alpha_p \beta_u$  product. There is some interaction between  $\alpha_p$  and  $\beta_u$  as a result of the back-injected hole current  $I_{pr}$  which is a significant part of the total npn base current in the medium current regime. Restricting ourselves to current levels where surface and space-charge layer-recombination is negligible, we may rewrite equation 5.18 a

$$\beta_u = \frac{I_{cs} e^{\frac{q V_{be}}{kT}}}{I_{Bs} e^{\frac{q V_{be}}{kT}}}$$

105/.....




Fig.5.5(a) 4-Collector gate with normal dimensions (MCL4)




Fig.5.5(b)  $I_c$  and  $I_b$  vs  $V_{be}$  (wet and dry sintered devices)

$$= \frac{I_{cs}}{I_{prs} + I_{nms} + I_{pvs} + I_{ss}}$$

$$\frac{I_{cs}}{\frac{q A_p D_p \bar{p}_n}{L_p \tanh(W_p)} + I_{nms} + I_{pvs} + I_{ss}}$$

$$\div \frac{I_{cs}}{\frac{q A_p D_p n_i^2}{N_D W_p} + I_{Bs}''}$$

$$\therefore \alpha_p \beta_u = \frac{1}{1 + \frac{D_n N_D W_p}{D_p N_A L_n}} \cdot \frac{1}{\frac{q A_p D_p n_i^2}{I_{cs} N_D W_p} + \frac{I_{Bs}''}{I_{cs}}}$$

$$= \frac{1}{(1 + k_1 \frac{W_p}{L_n}) \left( \frac{k_2}{W_p} + k_3 \right)}$$

with  $k_1 = \frac{D_n N_D}{D_p N_A L_n}$ ,  $k_2 = \frac{q A_p D_p n_i^2}{N_D I_{cs}}$  and  $k_3 = \frac{I_{Bs}''}{I_{cs}}$ .

$$= \frac{W_p}{k_1 k_3 W_p^2 + (k_1 k_2 + k_3) W_p + k_2}$$

107/.....

which tends to zero when  $W_p$  tends to zero or infinity,  
and has a maximum when

$$\frac{d\alpha_p \beta_n}{d W_p} = 0$$

$$\frac{d\alpha_p \beta_u}{d W_p} = \frac{k_1 k_3 W_p^2 + (k_1 k_2 + k_3) W_p + k_2 - W_p (2 k_1 k_3 W_p + k_1 k_2 + k_3)}{(k_1 k_3 W_p^2 + (k_1 k_2 + k_3) W_p + k_2)^2}$$

and is zero when

$$k_1 k_3 W_p^2 + (k_1 k_2 + k_3) W_p + k_2 = 2 k_1 k_3 W_p^2 + (k_1 k_2 + k_3) W_p$$

$$\therefore k_2 = k_1 k_3 W_p^2$$

$$\therefore W_{p(\text{opt})} = \sqrt{\frac{k_2}{k_1 k_3}}$$

$$= \sqrt{\frac{q A_p D_p^2 n_i^2 N_A L_n}{D_n N_D^2 I_{Bs}''}} \tag{5.19}$$

Although an optimum value of  $W_p$  has been shown to exist it is difficult to calculate owing to the large number of process constants in 5.19. If we assume that  $I_{nms} \ll I_{prs} + I_{ss}$  (normally the case), we may write

$$\begin{aligned}
 W_{p(\text{opt})} &= k_4 \sqrt{\frac{A_p}{I_{pvs} + I_{ss}}} \\
 &= k_4 \sqrt{\frac{d_p \sqrt{A_E}}{J_{pvs} (F+1) A_E + J_{ss} (2F+3) \sqrt{A_E}}} \\
 &= \frac{k_5}{\sqrt{k_6 \sqrt{A_E} + k_7}}
 \end{aligned}$$

Thus the optimum value of pnp base width is a rather weak function of the size of the npn transistor. This is significant, as it implies that a base width which is found to be optimal for a given structure will also be nearly optimal for larger or smaller structures. An optimal base width for the process used has been established from measurements on six 4-collector  $I^2L$  cells having base widths of 6, 8, 10, 12, 14 and 16  $\mu\text{m}$  respectively (see Appendix A3.1). Plotting  $\alpha_p \beta_u$  as a function of collector current it was found that a base width of 12  $\mu\text{m}$  gave the best results throughout the medium injection region (see Fig. 5.6). At low currents  $I_{pr}$  has little effect on  $\beta_u$ , while at high currents 'emitter crowding' effects dominate.

109/.....




Fig. 5.6:  $\alpha\beta_u$  vs  $I_c$  for a wet-sintered 4-collector cell (MCL 4)

110/.....

Having determined the best trade-off possible between  $\alpha_p$  and  $\beta_u$  it now remains to maximize  $\beta_u$  by reducing all other parasitic base current components. Returning once again to equation 5.16 we write it in the following form:

$$\beta_u = \frac{I_c}{\left\{ J_{prs} d_p \sqrt{A_E} + J_{nms} A_c + J_{pvs} A_E (F+1) + J_{ss} d_p \sqrt{A_E} \right\} e^{\frac{q V_{be}}{kT}} + J_{nos} (A_E - A_c) (F+1) e^{\frac{q V_{be}}{1,6 kT}} + J_{rss} A_E e^{\frac{q V_{be}}{2 kT}}}$$

$$I_c = J_{nis} A_c e^{\frac{q V_{be}}{kT}}$$

$$\therefore V_{be} = \frac{kT}{q} \cdot \ln \left\{ \frac{I_c}{J_{nis} A_c} \right\}$$

$$\therefore \beta_u = \frac{I_c}{\left\{ J_{prs} d_p \sqrt{A_E} + J_{nms} A_c + J_{pvs} A_E (F+1) + J_{ss} d_p \sqrt{A_E} \right\} \frac{I_c}{J_{nis} A_c} + J_{nos} (A_E - A_c) (F+1) \left\{ \frac{I_c}{J_{nis} A_c} \right\}^{1,6} + J_{rss} A_E \left\{ \frac{I_c}{J_{nis} A_c} \right\}^{\frac{1}{2}}}$$

111/.....



$$\begin{aligned}
 \therefore \Sigma I_B = & J_{prs} d_p \frac{\sqrt{A_E} + J_{nms}}{A_c} + J_{pvs} \frac{A_E}{A_c} (F+1) + J_{ss} d_p \frac{\sqrt{A_E}}{A_c} \frac{I_c}{J_{ncs} A_c} \\
 & + J_{nos} \frac{(A_E - A_c)}{A_c} (F+1) \left\{ \frac{I_c}{J_{ncs}} \right\}^{0,66} \\
 & + J_{rss} \frac{A_E}{\sqrt{A_c}} \left\{ \frac{I_c}{J_{nis}} \right\}^{0,5} \qquad \qquad \qquad 5.20
 \end{aligned}$$

It is obvious that the large emitter/collector area ratio is one of the major causes of the inherently poor upward gain of  $I^2L$  transistors. By making the emitter area as close to the collector area as possible we can minimize all the base current components except  $I_{nm}$ , which is independent of emitter area.

Another method which is used to improve the low current performance of devices is proportional scaling, whereby all the dimensions of the device are reduced by a constant factor. All area ratios will then remain the same and so the relationship between  $\beta_u$  and  $V_{be}$  is unchanged. We are, however, not interested in the value of  $V_{be}$  but in the current and because all currents

112/.....

are of the form  $I = JA e^{\frac{q V_{be}}{nkT}}$ , decreasing the area  $A$  will decrease the value of current corresponding to a particular value of  $V_{be}$ . For example, let  $\beta_u = 1$  at  $V_{be} = 400$  mV and  $I_c = 1$  nA. If we halve the area of all junctions,  $\beta_u$  will still equal 1 at  $V_{be} = 400$  mV, but this point will now correspond to a current of 0,5 nA. Expressed differently, by reducing junction areas we can increase the current density in the structure, which improves device performance at a given value of current. Unfortunately, it is not possible to apply proportional scaling effectively when one is limited to a standard process, for two reasons:

1. The layout rules specify certain minimum clearances which make it impossible to minimize the emitter/collector ratio while simultaneously scaling the device to reasonable dimensions.
2. If the areas of horizontal junctions such as the emitter-base junctions are decreased by a factor  $k$ , the areas of vertical junctions such as the pnp collector base junction are only decreased by a factor  $\sqrt{k}$  as the depth of such junctions is fixed by the process.

To investigate the effect of scaling on performance, we assume an emitter area which is as close to the area of the collector as the layout

rules will allow. The following relationship is obtained (see Appendix A.1):

$$A_E = (\sqrt{A_C} + 8) (\sqrt{A_C} + 12)$$

Substituting this value for  $A_E$  into equation 5.20 and varying  $A_C$ , we can calculate the corresponding variations in all of the base current components. These are shown in Table III and Fig. 5.7(a) with all currents normalized with respect to their values in the minimum geometry structure ( $A_C = 256 \mu\text{m}^2$ ). Note that with the exception of  $I_{rs}$ , all base current components decrease relative to the collector current when the cell size increases. This implies an increase in the current gain at medium and low current levels ( $I_C > 100 \text{ pA}$ ) and a decrease at very low current levels. It would therefore appear that there is no optimum device - in fact a trade-off exists between current gain at normal operating levels and packing density. This conclusion has been experimentally verified by measurements on a series of inverted npn transistors in a test circuit (MCL 5, see Appendix A3.2). Nine transistors with varying emitter and collector areas were designed and their current gains at  $1 \mu\text{A}$  were

114/.....

$A_c$	$A_E$	$I_{pv}$	$I_{rp}, I_s$	$I_{no}$	$I_{rs}$
256	672	1	1	1	1
400	896	0,853	0,732	0,902	1,067
576	1 152	0,762	0,583	0,834	1,143
784	1 440	0,700	0,477	0,783	1,225
1 024	1 760	0,655	0,404	0,744	1,310

TABLE III

115/.....




Fig.5.7(a) Normalized base current components




Fig.5.7(b)  $A_E$  vs  $A_c$  ( $\beta_u$  as parameter)

were plotted on a graph of  $A_E$  versus  $A_C$  (Fig. 5.7(b)). By interpolation and extrapolation a series of curves of constant  $\beta_u$  were plotted. The limitations imposed on dimensions by the layout rules are also shown. Moving from point A (minimum geometry,  $A_E = 675 \mu\text{m}^2$ ) to point B ( $A_E = 1\,350 \mu\text{m}^2$ ) along the line of maximum collector/emitter area ratio we find a steady increase in  $\beta_u$  from approximately eight to 20. Because packing density is of utmost importance it was decided to use the minimum geometry structure, despite its relatively poor performance.

Finally, an analysis of the effect of the isolation between cells on static device performance must be made. While it was originally stated that  $I_L^2$  does not require the deep  $p^+$  isolation of a standard bipolar process, it is desirable to provide some form of  $n^+$  isolation in order to minimize the effect of the side-wall current  $I_s$  on performance<sup>28 & 42</sup>. The following possibilities exist (Fig. 5.8):

1. A deep  $n^+$  isolation diffusion extending down to the buried layer (at least  $6 \mu\text{m}$ ). There are two disadvantages to this method - firstly, it is a non-standard process step and secondly, it is space consuming because of the outdiffusion of about  $6 \mu\text{m}$  to either side.




Fig.5.8(a) Deep  $n^+$  isolation




Fig.5.8(b) Shallow  $n^+$  isolation




Fig.5.8(c) Isolation by anodic oxidation of silicon

2. A shallow  $n^+$  isolation diffusion formed during the same process step as the collectors (typically  $1 \rightarrow 1,5 \mu\text{m}$  deep). This method of isolation requires no deviation from the standard process. Furthermore, it requires very little space, as the outdiffusion to either side is less than  $1,5 \mu\text{m}$ . The edge of the isolation can in fact be made coincident with the edge of the base, so that there is an overlap after outdiffusion. In this case no extra space need be allowed for the isolation compared to a non-isolated device. The isolation is also self-aligning relative to the collectors and the gain will be improved slightly by lateral electron injection from the isolation to the collectors. The reverse hole injection current  $I_s$  will not be reduced as much as in the case of a deep  $n^+$  diffusion, as there is still a  $n^-$ -region below the  $n^+$ -collar into which injection may take place. However this fact is somewhat compensated for, firstly by the gettering action of the emitter diffusion step which tends to reduce the number of recombination centres in the base, and secondly by the more abrupt  $n^+ p$  junction obtained which reduces hole injection more than in the case of the outdiffused deep  $n^+$  diffusion.



3. A third method which is to be investigated at the National Electrical Engineering Research Institute is dielectric isolation by anodization of silicon. This method has important advantages such as high isolation resistance, low isolation capacitance and virtually no outdiffusion of the isolation medium. It is however purely in an experimental stage at present.

It was decided to use a shallow  $n^+$  isolation, mainly because of its process simplicity. It remains to determine the width of this isolation necessary for good performance. The effect of  $I_s$  on performance will be analyzed in two stages - first the effect of the loss of  $I_s$  on cell operation will be modelled and then the effect of the injection of this current into the neighbouring cells will be considered. Equation 5.16 may be written in the following form:

$$\frac{I}{\beta_u} = \frac{I_{no} + I_{nm} + I_{pr} + I_{pv} + I_{rs} + I_s}{I_c}$$

$$= \frac{I_{nos} e^{\frac{q V_{be}}{1,6kT}} + I_{nms} e^{\frac{q V_{be}}{kT}} + I_{prs} e^{\frac{q V_{be}}{kT}} + I_{pvr} e^{\frac{q V_{be}}{2kT}} + I_{rss} e^{\frac{q V_{be}}{2kT}} + I_{ss} e^{\frac{q V_{be}}{2kT}}}{I_{cs} e^{\frac{q V_{be}}{kT}}}$$

$$+ \frac{I_{ss} e^{\frac{q V_{be}}{kT}}}{I_{cs} e^{\frac{q V_{be}}{kT}}}$$

120/.....

$$= \frac{1}{\beta_I} + \frac{I_{ss}}{I_{cs}}$$

$$\doteq \frac{1}{\beta_I} + \frac{q A_s D_p n_i^2}{I_{cs} N_D W_s}$$

$$= \frac{1}{\beta_I} + k_s (W_s) \tag{5.21}$$

$\beta_I$  is the upward current gain of the intrinsic cell without side-wall currents, and  $k_s$  is a factor which describes the effectiveness of the isolation medium and which will be evaluated later. The effective current gain is thus

$$\beta_u = \frac{1}{\frac{1}{\beta_I} + k_s (W_s)} \tag{5.22}$$

Unfortunately the intrinsic current gain is not directly measurable. What is measurable is the current gain of a single cell far removed from any neighbouring cells. This is typical of the situation in a test circuit where each experimental device is separated from its neighbours by a generous margin. What is required is an equation relating the performance of such a test device to the performance of an identical structure in an LSI environment. The current gain of the single device is

121/.....

$$\beta_{us} = \frac{1}{\frac{1}{\beta_I} + k_s(\infty)}$$

$$\therefore \frac{1}{\beta_I} + k_s(\infty) = \frac{1}{\beta_{us}}$$

$$\therefore \beta_I = \frac{1}{\frac{1}{\beta_{us}} - k_s(\infty)} \quad 5.23$$

Substituting 5.23 in 5.22 we obtain

$$\beta_u = \frac{\beta_{us}}{1 + \beta_{us} (k_s(W_s) - k_s(\infty))} \quad 5.24$$

Note that the effect of the lateral injection is to place an upper limit on  $\beta_u$  - if  $\beta_{us} \rightarrow \infty$ ,  $\beta_u \rightarrow \frac{1}{k_s(W_s) - k_s(\infty)}$ .

The value of  $k_s(W_s)$  will be largest when all the adjacent cells are in a logical '0' state (Fig. 5.9(a)). The parasitic lateral pnp transistor between cells may then be modelled as having a grounded collector. The effect of this hole injection on the cell which is ON is to tend to turn it OFF by reducing the base current. As this current is injected into adjacent cells which are OFF, it tends to turn these cells ON by increasing the base current. The worst-case condition here

122/.....




Fig.5.9(a) 'ON' cell surrounded by 'OFF' cells




Fig.5.9(b) 'OFF' cells surrounded by 'ON' cells

is one where a single cell in the OFF state is surrounded by cells which are all ON. The total current injected into this cell is then equal to  $\alpha_T I_s$  where  $\alpha_T$  is the base transport factor of the parasitic lateral pnp transistor (see Fig. 5.9(b)). Because  $I^2L$  cells are inverting an ON cell is always connected to an OFF cell. The devices enclosed by dotted lines in Fig. 5.9(b) may be considered as a single 2-port network with a worst-case current gain of

$$\begin{aligned}
 \beta_w &= \frac{I_c - \alpha_T(W_s) \cdot I_s}{I_B} \\
 &= \frac{I_c}{I_B} - \frac{\alpha_T(W_s) I_s}{I_B} \\
 &= \frac{I_c}{I_B} - \frac{\alpha_T(W_s) \cdot k_s(W_s) I_c}{I_B} \\
 &= \beta_u (1 - \alpha_T(W_s) k_s(W_s)) \\
 &= \frac{\beta_{us} (1 - \alpha_T(W_s) k_s(W_s))}{1 + \beta_{us} (k_s(W_s) - k_s(\infty))} \qquad 5.25
 \end{aligned}$$

The maximum possible value of  $\beta_u$  has now been reduced to

$$\frac{1 - \alpha_T(W_s) k_s(W_s)}{k_s(W_s) - k_s(\infty)}$$

when  $\beta_{us} \rightarrow \infty$ . The requirement that  $\beta_w \geq 2$  is a far more stringent one than the original requirement that  $\beta_u \geq 2$ . In order to evaluate the relationship between  $\beta_w$  and  $\beta_u$  we must calculate  $k_s(W_s)$  and  $\alpha_T(W_s)$ .

$$\begin{aligned}
 k_s(W_s) &= \frac{I_{ss}}{I_{cs}} \\
 &= \frac{q A_s D_p n_i^2}{I_{cs} N_D L_p \tanh\left(\frac{W_s}{L_p}\right)} \\
 &\doteq \frac{q D_p n_i^2}{I_{cs} N_D} \cdot \frac{A_s}{W_s}
 \end{aligned}
 \tag{5.26}$$

In order to determine the constant with accuracy a parabolic approximation of the junction involved may be made. In practice the curvature of the junction is approximately elliptic, but the parabolic assumption greatly simplifies the calculation while introducing little error.  $k_s(W_s)$  will be analysed for two different cases:

1. No isolation diffusion (see Fig. 5.10(a)).

$$\Delta A_s = 2 \Delta x$$

$$W_s(x) = W_m - 2y$$

125/.....




Fig. 5.10(a): Model of out-diffused base regions  
(no n<sup>+</sup> isolation)




Fig. 5.10(b): Model of out-diffused base regions with  
n<sup>+</sup> isolation

We assume a parabolic junction with a lateral diffusion at the surface equal to 80% of the in-diffusion.

$$x = ky^2$$

$$\therefore d_p = k (0,8 d_p)^2$$

$$\therefore k = 1/0,64 d_p$$

$$\therefore W_s(x) = W_m - 1,6 \sqrt{d_p} \cdot \sqrt{x}$$

$$\therefore k_s(W_s) = \frac{q D_p n_i^2}{I_{cs} N_D} \int_0^{d_p} \frac{dx}{W_m - 1,6 \sqrt{d_p} \cdot \sqrt{x}}$$

$$\text{Let } u = w - kx^{\frac{1}{2}}$$

$$\therefore x = \frac{(w - u)^2}{k}$$

$$\therefore \frac{du}{dx} = \frac{-k}{2 x^{\frac{1}{2}}}$$

$$\therefore \frac{dx}{du} = \frac{-2 x^{\frac{1}{2}}}{k}$$

$$= \frac{-2}{k} \frac{(w - u)}{k}$$

$$\frac{dx}{u} = \frac{1}{u} \cdot \frac{dx}{du} \cdot du$$



$$\begin{aligned}
 &= \frac{-2}{k^2} \frac{(w - u)}{u} du \\
 \therefore \int_0^{d_p} \frac{dx}{u} &= \frac{-2}{k^2} (-u + w \ln u) \\
 &= \frac{-2}{k^2} \left[ kx^2 - w + w \ln (w - kx^2) \right]_0^{d_p} \tag{5.27}
 \end{aligned}$$

Assuming that  $d_p = 1,8 \mu\text{m}$ ,  $k_s(W_s)$  may be calculated as

$$k_s(W_s) = \frac{q D_p n_i^2 \ell}{I_{cs} N_D} \cdot (0,434 W_m \ln \left( \frac{W_m}{W_m - 2,88} \right) - 1,25) \tag{5.28}$$

and

$$k_s(\infty) = \frac{q D_p n_i^2 \ell}{I_{cs} N_D} \cdot \frac{d_p}{L_p} \tag{5.29}$$

The validity of the model has been tested by means of single-collector gates in MCL 5. The length of the periphery in this case is  $124 \mu\text{m}$ . Using the values of the various constants listed, and a measured value for  $I_{cs}$ , families of curves, firstly of  $\beta_u$  vs  $\beta_{us}$  and also of  $\beta_w$  vs  $\beta_{ws}$  were plotted for different values of  $W_s$  (see Fig. 5.11). By means of measurements on structures IS08, IS012 and IS016 in MCL 5 it was possible to verify the accuracy of the former to within 15%. The latter set of curves is not directly measurable but gives a useful worst-case value for design purposes.




Fig.5.11(a)  $\beta_u$  vs  $\beta_{us}$  (no isolation)




Fig.5.11(b)  $\beta_w$  vs  $\beta_{us}$  (no isolation)

2. Shallow  $n^+$  isolation (see Fig. 5.12).

The calculations were repeated for the case of a shallow  $n^+$  isolation. It was assumed that lateral injection would only take place in the  $n^-$  region below the isolation which extends to a depth  $d_n$ .  $k_s(w_s)$  may be calculated simply by altering the upper limit of integration in 5.27 to  $(d_p - d_n)$ . With  $d_n = 1 \mu\text{m}$  this yields the following results:

$$k_s(w_s) = \frac{q D_p n_i^2}{I_{cs} N_D} l \left( 0,434 W_m \ln \left( \frac{W_m}{W_m - 1,92} \right) - 0,8333 \right) \quad 5.30$$

$$k_s(\infty) = \frac{q D_p n_i^2}{I_{cs} N_D} l \frac{(d_p - d_n)}{L_p} \quad 5.31$$

The results are shown in Fig. 5.12. A considerable reduction in the effect of lateral injection on performance is noticed. This is due to a number of causes. The model describes the effect of a reduction in area and a slight increase in spacing after outdiffusion. It was also found that  $I_{cs}$  was approximately 45% larger in the case of the isolated devices, and  $\beta_{us}$  increased by a factor of approximately three. The latter two effects result from the gettering action of the  $n^+$  collar described earlier.





Fig. 5.12(a)  $\beta_u$  vs  $\beta_{us}$  ( $n^+$  isolation)



© University of Pretoria  
 Fig. 5.12(b)  $\beta_w$  vs  $\beta_{us}$  ( $n^+$  isolation)

Before moving on to the question of dynamic performance, we may briefly recap on the foregoing analysis of static performance. The analysis has shown the following:

- (i) There can be no question of an optimum gate size. Decreasing gate size worsens the collector/emitter area ratio causing a decrease in  $\beta_u$ .
- (ii) The use of an  $n^+$  collar improves  $\beta_u$  by reducing lateral injection and gettering impurities in the base. Cells may be spaced  $8 \mu\text{m}$  apart if an  $n^+$  collar is used.
- (iii) The optimum pnp base width is  $12 \mu\text{m}$ .
- (iv) Wet sintering greatly improves the low-current gain by improving the surface condition of the base.
- (v) The minimum geometry structure is a usable component offering a packing density of  $180 \text{ gates}/\text{mm}^2$  and a  $\beta_u$  well in excess of unity (Fig. 5.13). However a large variation in  $\beta_u$  is possible because of production tolerances.




Fig. 5.13:  $\beta_u$  vs  $I_c$  for 1-collector and 4-collector gates (minimum geometry)

### 5.3 Dynamic operation<sup>10 & 35</sup>

Two physical effects normally determine the switching speed of a bipolar device:

1. Active stored charge in the base (and emitter in the case of  $I^2L$ ).
2. Junction capacitances.

Other high-current effects as a result of internal resistances will be ignored. Fig. 5.14 shows the delay vs power curves measured on a series of ring oscillators with different geometries in MCL 5. Two regions of each curve may be distinguished. In the first ( $P_g < 10 \mu W$ ), delay is inversely proportional to power, i.e. the power-delay product is constant. In this region, delay is determined solely by junction (and stray) capacitances. In the second region ( $P_g > 10 \mu W$ ) the delay tends towards a constant value as a result of the increasing amount of stored charge present. We will consider only the former region in our calculations.

The propagation delay of a gate is defined as the average of the turn-on and turn-off delays:

$$t_d = \frac{t_1 + t_2}{2}$$

Crooke<sup>10</sup> has analyzed the turn-on and turn-off delays in terms of the base-emitter and base-collector junction capacitances. His results will be briefly summarized here. Fig. 5.15




Fig. 5.14:  $t_d$  vs  $P_g$  and  $t_d$  vs  $I_{inj}$  for various gate geometries



shows a model of two I<sup>2</sup>L cells with junction capacitances included. The input of T1 goes low at t = 0. T2 will only be able to switch on when the voltage V<sub>be</sub> has risen to a logical '1' value. The current I<sub>inj</sub> has to charge all the indicated capacitances until this voltage is reached.

$$Q = \int C dV$$

$$\therefore I_{inj} t_1 = \int_{V_{beo}}^{V_{bel}} C_{be} dV_{be} + (F + 1) \int_{V_{cbl}}^{V_{cbo}} C_{bc} dV_{cb}$$

Let  $\Delta V = (V_{bel} - V_{beo}) = (V_{cbo} - V_{cbl})$ , the logic voltage swing and assuming that the junction capacitances are constant (they are in fact functions of V<sub>be</sub> and V<sub>cb</sub>) the turn-on delay is

$$t_1 = \frac{\Delta V}{I_{inj}} (C_{be} + (F + 1) C_{bc}) \tag{5.32}$$

Similarly the turn-off delay of T3 is determined by the time required to discharge the various capacitances at its base. There is a maximum current of I<sub>inj</sub> available at the base of T2 to discharge this transistor's base-collector capacitance. At the collector of T2 there is a current (β - 1) I<sub>inj</sub> available to discharge capacitances C<sub>be</sub> and F.C<sub>bc</sub> of T3.

$$\begin{aligned}
 \therefore t_2 &= \Delta V \left( \frac{C_{bc}}{I_{inj}} + \frac{C_{be} + F C_{bc}}{(\beta - 1) I_{inj}} \right) \\
 &\doteq \frac{\Delta V (\beta C_{bc} + C_{be} + F C_{bc})}{\beta I_{inj}} \\
 &= \frac{\Delta V}{I_{inj}} \frac{(C_{bc} (F + \beta) + C_{be})}{\beta}
 \end{aligned} \tag{5.33}$$

The gate delay is thus

$$\begin{aligned}
 t_d &= \frac{t_1 + t_2}{2} \\
 &= \frac{\Delta V}{2I_{inj}} (C_{be} + (F+1) C_{bc} + \frac{C_{be} + (F + \beta) C_{bc}}{\beta}) \\
 &= \frac{\Delta V}{2I_{inj}} (C_{be} (1 + \frac{1}{\beta}) + C_{bc} (F + 1 + \frac{F}{\beta} + 1)) \\
 &\doteq \frac{\Delta V}{2I_{inj}} (C_{be} + (F + 2) C_{bc})
 \end{aligned} \tag{5.34}$$

Predictably the delay is proportional to the logic voltage swing and inversely proportional to the injection current. The logic swing  $\Delta V$  is equal to the  $V_{be} - V_{ce(sat)} \doteq V_{be}$ , and the

injector voltage is also  $\doteq V_{be}$ . Therefore the power dissipation is  $P_g = V_{inj} I_{inj}$

$$\doteq V_{be} I_{inj}$$

$$\doteq \Delta V I_{inj}$$

The power-delay product is

$$\begin{aligned} PDP &= P_g \cdot t_d \\ &= \Delta V \cdot I_{inj} \cdot \frac{\Delta V}{2I_{inj}} (C_{be} + (F + 2) C_{bc}) \\ &= \frac{\Delta V^2}{2} (C_{be} + (F + 2) C_{bc}) \end{aligned} \quad 5.35$$

The logic voltage swing increases slowly with increasing current, and so the power-delay is lowest at low current levels (see Table IV).

It is obviously desirable to minimize  $C_{bc}$  and  $C_{be}$ . The base-emitter junction is a fairly gradual one and can be approximated as having a linear concentration gradient. The junction capacitance is

$$C_{be} = A_E \frac{(q (\epsilon \epsilon_o)^2 \frac{dN}{dx})^{\frac{1}{3}}}{12 V_{be}} \quad 5.36$$

The base-collector junction is closer to an abrupt junction and its capacitance is therefore approximately

138/.....




Fig. 5.15: Dynamic model of an  $I^2L$  gate

$I_{inj}$ (A)	PDP (pJ) (measured)	PDP (pJ) (calculated)	Error (%)	PDP (pJ) (4 collectors)
$10^{-4}$	1,8	0,64	-64	1,31
$10^{-5}$	0,67	0,54	-19	1,1
$10^{-6}$	0,51	0,45	-12	0,91
$10^{-7}$	0,38	0,36	-5	0,74
$10^{-8}$	0,32	0,29	-9	0,59
$10^{-9}$	0,24	0,22	-8	0,45
$10^{-10}$	0,17	0,16	-6	0,33
$10^{-11}$	0,08	0,12	+50	0,23

TABLE IV

$$C_{bc} = A_c \left\{ \frac{q \epsilon \epsilon_0 N_D}{2 V_{bc}} \right\}^{\frac{1}{2}} \quad 5.37$$

Values for these capacitances may be obtained from the Plessey technical data file<sup>26</sup>, which specifies the following capacitances per unit area and perimeter:

- (i) Collector-base junction: 0,17 fF/ $\mu\text{m}^2$  area +  
0,94 fF/ $\mu\text{m}$  perimeter.
- (ii) Base-emitter junction: 1,2 fF/ $\mu\text{m}^2$  area +  
3,76 fF/ $\mu\text{m}$  perimeter.

Capacitance values were calculated for each of three different structures and the theoretical power-delay curves were compared with measured results (Fig. 5.14). Good agreement was obtained at current levels below 100  $\mu\text{A}$ , where stored charges are negligible. Comparing devices with normal geometry (cell area = 2 592  $\mu\text{m}^2$ ) and minimum geometry (cell area = 1 456  $\mu\text{m}^2$ ) both having  $n^+$  collars, the former has a 173% greater delay at the same current, because of greater junction area. Again, comparing normal devices with and without an  $n^+$  collar we find that the latter is typically 107% slower because of the high-capacitance  $n^+p$  junction between base and emitter. It is unfortunately not possible to operate the minimum geometry device without the  $n^+$  collar, as its current gain is then less than unity. Interestingly, the gate without  $n^+$  collar is the slower of the two at currents above 100  $\mu\text{A}$ , as a result of

140/.....

extra stored charge in the n epitaxial region between cells. This indicates a trade-off between low-current and high-current performance. In table IV, measured and calculated values of power-delay product are compared for single-collector minimum geometry devices. Agreement within 20% was obtained from 100 pA to 10  $\mu$ A (5 decades). Below 100 pA, leakage currents or light give an optimistic result. A theoretical projection was made for a 4-collector structure, which shows a PDP of roughly 1 pJ in the region of interest for the design (10  $\mu$ A/gate).

#### 5.4 Voltage-drop problems

A multi-collector  $I^2L$  cell is a suitable array element, having several decoupled outputs and an input which also forms a diffused underpass. However, some serious problems arise when one attempts to form a large array in this fashion. In the case of the conventional short-side-injection structure described, the maximum number of collectors is limited by the resistance of the base material ( $R_s = 100 \Omega/\square$ ). When the cell is ON a voltage drop exists along the length of the cell which results in the furthest collectors being somewhat starved of base current. Kirschner has analyzed the effect of base resistance in the  $I^2L$  cell<sup>44</sup>. The various regions of the base are modelled as distributed diode-resistor networks and a 2nd order differential equation is solved to yield the voltage (or current) at any point in the base. In the case of a 4-collector structure with  $A_E = 40 \times 48 \mu\text{m}^2$  and  $A_C = 24 \times 24 \mu\text{m}^2$  it was found that the current gain of the furthest collector does not deviate from its low-current value by more than 10% for collector currents below  $90 \mu\text{A}$ . Although this result was not obtained in the minimal geometry structures it may be used as a guide, as the structure used had a similar aspect ratio. The result indicates that no problem is likely to be experienced with voltage drops in a 4-collector structure at the maximum current level of

142/.....

1 → 10 μA per collector necessary for 1 MHz operation (see Fig. 5.13(a)). However, if an injector is required to supply every four collectors, extra metallization or diffused regions are required to connect them all together externally. Similarly all the base regions would need to be connected together.

The need for these extra connections makes the layout complex and the attainment of high packing densities problematical. Both connections must have a low resistance, but particularly that to the injectors, where a 18 mV voltage difference can cause a 2:1 current ratio between cells. The base connection serves only to turn the cells OFF and a voltage drop of not greater than  $V_{be(on)} - V_{ce(sat)}$ , roughly 0,4 V, is permissible. The diffused region with the lowest sheet resistance is the  $n^+$  emitter diffusion (used to form the  $I^2L$  collectors) which has a sheet resistance of 3,7 Ω/□. Some ways of forming an  $I^2L$  array using this diffusion will be considered. Fig. 5.16(a) shows a 96-collector cell in which the injectors and bases are both connected via  $n^+$  underpasses. Each injector supplies current to four collectors on either side - thus there is an injector for every eight collectors. Assuming a strip width equal to the minimum of 16 μm for high packing density and a current of  $8 \times 10 = 80$  μA into the last injector (10 μA/gate), the currents into the other injectors may be calculated (see Table V):

143/.....






Fig. 5.16(a): Array cell with injector connection via underpass




Fig. 5.16(b): Array cell with injector connection via metallization

Injector Number	Injector Current
12	80 $\mu$ A
11	83,1 $\mu$ A
10	89,9 $\mu$ A
9	101,5 $\mu$ A
8	120,3 $\mu$ A
7	151,1 $\mu$ A
6	204,1 $\mu$ A
5	304,3 $\mu$ A
4	524,1 $\mu$ A
3	1,16 mA
2	4,49 mA
1	150,55 mA

TABLE V

145/.....

$$\begin{aligned}
 I_n &= I_{n+1} \cdot e^{\frac{q}{kT} (V_n - V_{n+1})} \\
 &= I_{n+1} \cdot e^{\frac{q}{kT} \sum_{i=n+1}^{96} I_i \Delta R}
 \end{aligned}$$

This is obviously an impractical solution - a current of 80  $\mu\text{A}$  into the last injector requires a current of 150 mA into the first! Fig. 5.16(b) shows an alternative where the connections to the injectors are made via metallization which is interspersed between the collector metallization. This method poses some additional problems at the interface between the AND and the OR arrays but is still feasible. There is now no voltage drop problem when the cell is ON, while the problem of turning the device OFF is now the dominant one. The criterion for correct operation is that when the input terminal at the end of the  $n^+$  underpass is at  $V_{ce(sat)}$ , the collector which is furthest removed from the input must remain OFF, i.e. it must be incapable of sinking an injector current.

$$\therefore I_{c(off)} \ll I_{inj}$$

Assuming  $I_{inj} = 100 I_{c(off)}$  gives a safe margin. Thus

$$\begin{aligned}
 V_{be} &= V_{be(on)} - \frac{kT}{q} \ln(100) \\
 &= V_{be(on)} - 120 \text{ mV.}
 \end{aligned}$$

146/.....

The total voltage drop permissible along the  $n^+$  strip is  $V_{be(on)} - 120 \text{ mV} - V_{ce(sat)}$ . At  $10 \mu\text{A}/\text{collector}$  this amounts to about 340 mV.

$$V_R = I_n \Delta R + (I_n + I_{n-1}) \Delta R + (I_n + I_{n-1} + I_{n-2}) \Delta R + \dots$$

$$+ \sum_{i=1}^n I_i \Delta R.$$

$$= \Delta R (I + 2I + 3I + \dots + nI)$$

(all currents are equal).

$$\therefore V_R = \Delta R \cdot \frac{n}{2} (2 + n - 1) I$$

$$= \frac{I \Delta R \cdot n(n + 1)}{2}$$

5.38

$$= 78I \Delta R \text{ (when } n = 12)$$

$$= 78 \times 80 \times 10^{-6} \times 12$$

$$= 74,88 \text{ mV.}$$

This allows a safety factor of 4,5 at the maximum current necessary to satisfy the speed requirements.

147/.....

This structure is satisfactory except for the fact that the injectors and associated conductors lower the packing density of the AND array by 25%, and also consume space at the edges of the array owing to the large number of underpasses now necessary there. An alternative is to remove the injector transistors from the array entirely, leaving only the inverted npn transistors. The base current then flows into the array via the  $n^+$  underpasses. This is impractical however, for the same reason as is the case for the first structure considered. The problem is a fundamental one stemming from the fact that an  $I^2L$  gate requires three connections - input, output and injector, while the traditional diode matrices require only an input and an output. The addition of the injector connection will always cause a reduction in packing density as long as it is made in the same horizontal plane as the other connections. The only way in which the situation may be improved is by using a different layer to make the injector connection.

### 5.5 Substrate-fed-logic

In 1975, Blatt et al described a novel  $I^2L$  structure capable of attaining a higher functional density than the conventional structure considered thus far<sup>43</sup>. While most researchers have attempted to increase packing density by designing smaller structures, the writers pointed out that the maximum packing density attainable is invariably limited by interconnection pattern area rather than device area. In designing their structure they set out to improve this situation in the following ways:

148/.....

1. A conventional I<sup>2</sup>L gate has one input and several outputs and can implement a logical operation at each output. A multi-input-multi-output structure capable of performing logic operations at both inputs and outputs would increase the functional density of a given structure.
2. The interconnection problem would be greatly simplified if the injector metallization could be removed from the surface so that only the logical interconnections remained.
3. The fan-out of I<sup>2</sup>L gates is limited by the maximum allowable distance between the injector and the furthest collector. A structure in which there is little restriction on the position and number of collectors and base contacts is desirable.
4. The area occupied by the injector should be minimized.

These considerations led to the development of the structure shown in Fig. 5.17. It is constructed as follows. An n-type epitaxial layer with a doping level of  $10^{17} \text{ cm}^{-3}$  is grown on a p-type substrate with a doping level of  $5 \times 10^{18} \text{ cm}^{-3}$  (both somewhat higher levels than normal). After this a lightly doped ( $3 \times 10^{15} \text{ cm}^{-3}$ ) p-type epitaxial layer is grown on the n-type layer, and n-type collectors and isolation diffused into it. The low base doping level enable Schottky-barrier-diode contacts to be formed. These provide multiple decoupled inputs and enable a logical AND operation to be performed at the input as described





Fig. 5.17: Original SFL gate with doping profile

150/.....

above. The low doping also means a high sheet resistance and serious voltage drops between collectors. It is also possible for the surface to invert in the presence of a normal amount of positive charge in the oxide layer. Another problem occurs when a Schottky contact is open circuited. A space-charge layer forms on either side of the Schottky barrier and recombination takes place, lowering the current gain of the npn transistor at low currents. This may be avoided if the base doping below the contact is increased. Both these problems are solved by means of a single ion implantation. A silicon dioxide mask which causes the extrinsic base region (but not the base contact) is used for this purpose, implantation taking place through the mask. In the region which is not covered by oxide a Gaussian impurity profile is produced in the base with a maximum below the surface. This effectively reduces the recombination current to Schottky barrier. In the oxide-covered region the implantation is retarded and a high concentration is formed at the surface. This acts as a channel stop, preventing surface inversion from occurring and acts as a low resistance path for the current to the base contact.

However the most interesting feature of the structure is the use of the p-type substrate as the emitter of a vertical pnp transistor which injects current into the base of the npn transistor.

151/.....



The conventional lateral pnp transistor has been replaced by the vertical structure which is fully merged with the npn transistor.

Contact to the injector is made via the back of the substrate. Thus no injectors or injector metallization are necessary and the entire surface of the wafer may be devoted to logical interconnections. The n-epi layer and  $n^+$  isolation grid form a low resistance ground plane as in conventional  $I^2L$ . Because the injector contact is made over the entire rear surface the ohmic voltage drop in the injector is uniform throughout the circuit, and all gates will operate at the same current. These properties of substrate-fed-logic (SFL) make it very attractive for use in LSI circuits such as PLAs, ROMs and RAMs. A SFL cross-point element requires only an input and an output on the wafer surface.

Because of the complex process used, SFL is not suitable for direct implementation in process 1. It was decided to develop a simplified version of SFL incorporating only the vertical substrate pnp transistor and capable of being produced in the standard process with the minimum of modification. While not exploiting the SFL concept to the full, this approach offers a solution to the voltage drop problem combined with a high packing density.

The doping levels of the original structure were chosen to ensure good emitter efficiencies for both transistors. The substrate/n-epi layer doping ratio is 50:1, and the n-epi layer/p-epi

152/.....

layer ratio is 33:1. In the case of process 1 with a  $6,5 \mu\text{m}$  epi layer the doping ratio of the npn transistor is reasonable, but a substrate-npn transistor would have extremely poor emitter efficiency. This is because of the presence of the buried  $n^+$  layer which raises the doping level of the base of this transistor, and also increases its width to some  $12 \mu\text{m}$  as a result of outdiffusion. If this buried layer were to be omitted, the profile would be more favourable for upward pnp action, but the emitter injection efficiency of the npn transistor would be greatly reduced. It was proposed that this undesirable trade-off could be avoided by means of the structure shown in Fig. 5.18(a). An aperture in the buried layer has been introduced at a point in the cell below the base contact and far removed from the effective emitter of the npn transistors. The doping profiles below the collectors, and hence the npn upward current gain, remain unchanged while below the base contact the doping profile favours an upward injection of holes from the substrate into the epi layer, to be collected by the p-type diffused region at the surface. Because injection takes place below the base contact, no extra area is required for the injector.

It was possible to test the feasibility of a substrate-pnp transistor operating in the upward direction by means of a structure in UCl. This structure, shown in Fig. 5.18(b) is a substrate-pnp transistor intended for operation in the downward (Common Collector) mode. Because it has no buried layer, its doping




Fig. 5.18(a): Process-compatible substrate-fed  $I^2L$  gate




Fig. 5.18(b): UCI substrate-pnp transistor




Fig.5.19 Measured doping profile of substrate-pnp transistor

profile corresponds exactly to that of the operative region in Fig. 5.17. This doping profile has been experimentally determined (Fig. 5.19). The current gain of this device when biased in the 'reverse' direction is shown in Fig. 5.20 as a function of emitter current. The common-base current gain has a peak value of 0,68 at  $I_E = 400 \mu\text{A}$  and falls rapidly at lower currents. The latter effect is the result of surface recombination in the large base surface area surrounding the collector (the device was dry-sintered). This would not be a serious problem in the case of substrate-fed  $I^2L$  as the collector would be somewhat larger than the emitter. A problem which is encountered when one forward biases the substrate-epitaxial layer junction is that the  $p^+$  isolation also becomes forward biased with respect to the epitaxial layer and lateral hole injection takes place into the device. As the isolation is only  $10 \mu\text{m}$  away from the collector in the UCI structure after outdiffusion, it is difficult to determine whether lateral or vertical injection plays a dominant role in the results obtained. In order to acquire more information about the behaviour of a true vertical pnp transistor, special structures were designed and incorporated in the MCL 5 test circuit. These included the following (see Appendix A3):

- (i) Substrate pnp transistors, both with and without apertures in their buried layers. The isolation around the transistors was placed  $100 \mu\text{m}$  away from the collectors to prevent collection of the lateral injection component. However in order to calculate the  $\alpha$  of the vertical transistor, the magnitude of the vertical




Fig. 5.20: Common-base current gain  $a_p$  of substrate-pnp transistor on UCl (reverse operation)

and horizontal components of the emitter current must be determined. It was proposed that this be done by means of comparative measurements on two transistors, one with an aperture in the buried layer and the other without. In the latter structure only the horizontal emitter current component is present and it may be measured as function of  $V_{be}$ . By subtracting this current from the total emitter current of the former structure at the same value of  $V_{be}$  the vertical current component and hence, the current gain, may be determined. In practice it was found that this method is not practicable and no reliable results could be obtained. The reason would appear to be that the vertical current is considerably smaller than the horizontal one, and the calculation is easily upset by other factors such as minor processing variations between circuits. In many cases negative values of  $\alpha$  were obtained!

- (ii) A ring oscillator with substrate injectors. This device was capable of oscillation, thereby demonstrating in principle the operation of the simplified version of SFL. The frequency of oscillation was however far lower at a given value of current than was the case for an identical oscillator with lateral injectors. This tends to substantiate the aforementioned theory that the effective injector current is far smaller than the total injector current.

The results obtained with these structures are therefore very inconclusive owing to the impossibility of measuring  $\alpha_u$  accurately. From theoretical considerations the structure should be capable of achieving a usable value of upward current gain. Assuming an abrupt junction between substrate and epitaxial layer, a theoretical  $\alpha_u$  value is given as

$$\alpha_u = \gamma \cdot \alpha_T$$

$$\begin{aligned} &= \frac{1}{1 + \frac{D_n N_D W_B}{D_p N_A L_n}} \cdot \frac{1}{1 + \frac{W_B^2}{2L_n^2}} \\ &= \frac{1}{1 + \frac{22 \cdot 6,5 \times 10^{15} \cdot 1,5}{10 \cdot 1,7 \times 10^{16} \cdot 81,2}} \cdot \frac{1}{1 + \frac{1,5^2}{2 \cdot 81,2^2}} \\ &= 0,98 \end{aligned} \tag{5.39}$$

Furthermore the collector is somewhat larger than the emitter, thus ensuring good collection of minority carriers throughout the base. The current gain would also be maintained at low currents owing to the absence of a Si-SiO<sub>2</sub> interface above the intrinsic base. It would therefore appear that the structure is worth further investigation. The obvious



solution to the problem of lateral injection is to replace the diffused isolation with some form of oxide isolation such as the afore-mentioned isolation by anodization of silicon. The upward gain  $\alpha_u$  could then be measured directly. In an LSI circuit the presence of a  $p^+$  isolation diffusion is of little importance as it would only occur at the periphery of the digital section isolating it from interface or analog circuitry. Gates within the array would experience only vertical injection, while those at the periphery would receive both vertical and horizontal injection, resulting in a wastage of current. To ensure a uniform distribution of current throughout the array, the scheme shown in Fig. 5.21 could be used. The apertures in the buried layer below the peripheral cells are omitted and a region of p-base diffusion is formed overlapping the isolation and extending to 12  $\mu\text{m}$  from the peripheral cells. This region will act as the emitter of a lateral pnp transistor injecting current into the peripheral cells. By a suitable choice of emitter areas the currents  $i_h$  and  $i_v$  may be made equal, giving the required uniformity of current distribution. The base width of the lateral pnp transistor is now well controlled as both emitter and collector are formed during the same diffusion.

160/.....




Fig.5.21 A section of the proposed SFL LSI circuit, showing lateral and vertical injectors

Despite the theoretical feasibility of junction-isolated SFL, it was decided that in view of the urgent need for the PLA a circuit would first be designed using conventional  $I^2L$  with lateral injectors, these devices having been fully characterized by measurement. This would involve some sacrifice of packing density (the number of product terms was eventually reduced to 80) but would ensure a working prototype in the shortest possible time.

Development of SFL for use in a second version of the PLA as well as other LSI designs would nevertheless continue, as the absence of injectors on the surface of any LSI design would both increase packing density and simplify the logical interconnection problem.

#### 5.6 Interface circuits

$I^2L$  is an LSI logic family using small voltage swings and low operating currents. Junction and stray capacitances within the chip are small. This is in strong contrast to the digital 'outside world' where logic signals are in the form of voltage swings of several volts, currents are in the mA range and capacitance levels are high. Input interfaces capable of generating suitable current-mode signals to drive the  $I^2L$  circuitry and output interfaces capable of producing large voltage swings when driving large capacitive loads are therefore required. The most commonly used

162/.....

random logic family today is transistor-transistor logic (TTL), operating from a +5 V power supply. Use of this voltage is so widespread that it has become a de facto standard for LSI circuits. Also widely used is CMOS logic, operating from any voltage between 3 V and 15 V. It was therefore decided that TTL compatibility of inputs and outputs would be the primary requisite, while CMOS compatibility would also be desirable. On this basis the following specifications were compiled:

- (i) The input interface should be capable of providing an injector current of suitable magnitude to the input gates of the PLA while being driven by a single TTL or CMOS gate.
- (ii) The output interface should be capable of driving a single TTL or CMOS gate at all frequencies of interest ( $\leq 1$  MHz), while consuming a minimum of current when not in use.

#### 5.6.1 Input interface

Table VI compares the limits on voltage levels required for correct operation of TTL and CMOS gates. A suitable threshold voltage must be chosen to satisfy both logic families. This threshold must lie between 0,4 V and 2,4 V. It is also desirable that the whole circuit should operate from a single 0,7 V supply. This minimizes chip dissipation and saves an extra pin on the package. An input interface was also required for other

Parameter	$I^2L$	TTL	CMOS (10 V)
Logical '0' input voltage	$V_{ce(sat)}$	< 0,8 V	2 V
Logical '1' input voltage	$V_{be}$ (0,7 V)	> 2 V	> 8 V
Logical '0' input current	$I_{inj}$	< -1,6 mA	-1 $\mu$ A
Logical '1' input current	0	< 40 $\mu$ A	< 1 $\mu$ A
Logical '0' output voltage	$V_{ce(sat)}$	< 0,4 V	< 1 V
Logical '1' output voltage	< $BV_{ceo}$	> 2,4 V	> 9 V
Logical '0' output current	$I_{inj}$	16 mA max.	40 mA max.
Logical '1' output current	0	-55 mA max.	-30 mA max.

TABLE VI

$I^2L$  circuits to be produced and so a general purpose circuit capable of driving one gate load was first designed. This circuit was breadboarded and thoroughly tested using UC1 and MCL5 components (see Fig. 5.22). Using the available injector rail an additional pnp transistor (T6) is formed, generating a current exactly equal to twice the current injected into each cell. This current is fed into a current mirror (T4, T5). The structure has a gain of almost unity.

$$\frac{I_1}{2 I_{inj}} = \frac{\beta_n}{\beta_n + 1}$$

When the input voltage  $V_{in}$  exceeds a value of  $V_{be1} + V_{be3} + V_{ce(sat)4}$ , or about 1,5 V, transistor T1 turns on causing a current  $I_2 = I_1 \cdot \frac{\beta_p}{\beta_p + 1}$  to flow. The value of  $\beta_p$  can vary considerably but a typical value of 10 is reasonable below 200  $\mu A$  of collector current.

$$\therefore I_2 = 0,91 I_1$$

The  $I^2L$  gate is therefore fed with a current virtually equal to twice its collector current, enabling it to function correctly when  $\beta_u \geq 0,5$ . The higher current was provided to help compensate for the larger




Fig. 5.22: General-purpose input interface




Fig. 5.23: PLA input interface

capacitances associated with conventional transistors. The input threshold voltage of 1,5 V is suitable for both TTL and CMOS. A big advantage of this circuit is that it is fully supply-voltage independent and any logical '1' voltage greater than 1,5 V is acceptable. The maximum input voltage is ultimately limited by  $BV_{CEO}$  of T4. Because of the increased out-diffusion of the buried layer this voltage is much lower than normal and is usually around 5 V. To enable higher voltages to be accommodated, the buried layer of this transistor is omitted, which enables the specified breakdown voltage of > 12 V to be maintained, but at the expense of increased series collector resistance. The latter is however not a problem at currents below 100  $\mu$ A. The breakdown voltage of a lateral pnp device is equal to  $BV_{CES}$  and is greater than 20 V, even for the  $I^2L$  process.

A problem encountered with this circuit was the back-injected current in the saturated transistor T6. This arises because the collector base junction of T6 is forward biased and causes the collector current of T5 to be reduced. It can however be 'designed out' to a large extent by a suitable choice of geometries for T5 and T6. The analysis of this problem is identical to that of the back-injection in the injector pnp transistor, except that the current collected by the substrate must also be taken into account (because  $\beta_n \gg \beta_u$ ). We may therefore write directly from equation 5.22 that

167/.....



$$\beta = \frac{\beta_n}{1 + k\beta_n}$$

where

$$\begin{aligned}
 k &= \frac{I_{sp}}{I_{sn}} \\
 &= \frac{I_{sph} + I_{spv}}{I_{sn}} \\
 &= \frac{J_{sph} A_{hp} + J_{spv} A_{vp}}{J_{sn} A_n}
 \end{aligned}$$

Values for the three saturation current densities were determined by measurement as

$$J_{sph} = 1,41 \times 10^{-19} \text{ A}/\mu\text{m}^2$$

$$J_{spv} = 5,78 \times 10^{-21} \text{ A}/\mu\text{m}^2$$

$$J_{sn} = 4,42 \times 10^{-19} \text{ A}/\mu\text{m}^2$$

$$\therefore \beta = \frac{\beta_n}{1 + \frac{1,41 \times 10^{-19} A_{hp} + 5,78 \times 10^{-21} A_{vp} \beta_u}{4,42 \times 10^{-19} A_n}} \quad 5.40$$

By connecting various numbers of npn transistors in parallel it was possible to simulate the effect of various values of  $A_n$ . The results obtained fully support equation 5.40 and one shown in Table VII.

n	nA <sub>n</sub>	$\beta_n$		% Error
		Theoretical	Measured	
1	768	8,7	8,2	+6
2	1 536	15,3	14,5	+5,5
3	2 304	20,5	18,5	+10,8
4	3 072	24,6	21	+17,1
5	3 840	28	24	+16,7

TABLE VII




Fig. 5.24: Model of node capacitances in the PLA input interface

There are certain constraints on the choice of values for the three areas. With a base width of  $8 \mu\text{m}$ , a  $28 \mu\text{m}$  long collector for T6 yields a collector current of  $2I_{inj}$ , as previously described. The injector of a standard cell is also  $28 \mu\text{m}$  long, but the base width after out-diffusion is  $8 \mu\text{m}$ , whereas T6 will then have a  $4 \mu\text{m}$  base width. This gives the required 2:1 current ratio, as the current injected across a base is proportional to junction area but inversely proportional to base width ( $I_{cs} = qAD_{ni}^2/N_D W_p$ ). The areas  $A_{hp}$  and  $A_{vp}$  are then fixed as  $70 \mu\text{m}^2$  and  $448 \mu\text{m}^2$  respectively. Choosing  $A_n = 660 \mu\text{m}^2$  and assuming a worst-case value for  $\beta_n$  of 40 we find from equation 5.40 that  $\beta = 14,7$ ; therefore  $I_1 = 1,88 I_{inj}$ , and  $I_2 = 1,71 I_{inj}$ .

This general-purpose interface was modified to suit the PLA, which requires a fanout of 20 (80 collectors at four collectors per gate), and complementary signals. A collector is added to T1 giving two decoupled outputs, one of which drives the npn transistor T10 which can sink a worst-case current of  $80 I_{inj}$ , giving a safety factor of four. The output of T10 is the complement of the input. The second collector drives the T7/T8/T9 combination which yields an in-phase signal, but with greater delay than the output of T10. This delay is almost entirely due to the time required to charge and discharge

170/.....

the capacitances attached to the base of T9. As T9 needs a large emitter its base emitter capacitance will dominate. Increasing the available current by the collector area of T8 will be of little value, as this will force a corresponding increase in T9's emitter size and hence, capacitance. A current of  $2,7 I_{inj}$  was chosen, purely for layout convenience. T8 then has a collector length of  $47 \mu\text{m}$ , and equation 5.40 yields an emitter size for T9 of  $2\,007 \mu\text{m}^2$  ( $54 \mu\text{m} \times 37 \mu\text{m}$ ).

The overall speed of the interface is limited by this node. Using the model in Fig. 5.24, its average delay may be found. The rise time is

$$t_1 = \frac{\Delta V}{2,7 I_{inj}} (C_{be} + C_s + 2 C_{bc})$$

and the fall time

$$t_2 = \frac{\Delta V}{2,7 I_{inj}} \frac{(C_{be} + C_s + 2 C_{bc})}{1,71 \beta - 1}$$

$$\therefore t_d = \frac{t_1 + t_2}{2}$$

$$= \frac{\Delta V}{5,4 I_{inj}} (C_{be} + C_s + 2 C_{bc}) \left(1 + \frac{1}{1,71 \beta - 1}\right)$$

$$\doteq \frac{\Delta V}{5,4 I_{inj}} (C_{be} + C_s + 2 C_{bc})$$

$$= \frac{\Delta V}{5,4 I_{inj}} (6,17 \text{ pF} + 1,29 \text{ pF} + 1,69 \text{ pF})$$

$$= 1,69 \times 10^{-12} \frac{\Delta V}{I_{inj}} \quad 5.41$$

This equation will be used later in a calculation of the overall speed of the complete circuit.

### 5.6.2 Output interface

It was decided to use open collector output interfaces, for two reasons:

- (i) They enable the capacity of the PLA to be increased by a wire-AND of several PLAs in parallel;
- (ii) no specific supply voltage need be brought onto the chip.

The circuit in Fig. 5.25(a) was eventually used. This is electrically similar to an  $I^2L$  gate but uses an npn transistor in the normal mode in order to achieve a high-current sinking capability at the output. For a fanout of unity into a TTL load the output transistor must be able to sink at least 1,6 mA. Using 2 mA as a design value and assuming  $\beta_n \geq 20$ , we need a current of  $\frac{2\ 000}{20} = 100\ \mu\text{A}$  at the base of T2. We now need to decide on a collector area for T1, but this is no easy matter, for the following reasons.

- (i) For the PLA to operate at low currents,  $I_1 \gg I_{inj}$ .
- (ii) For the OR array to drive the output interface correctly,  $I_1 \leq \beta_u I_{inj}$ .

Thus making  $I_1 \approx I_{inj}$  will require that the whole circuit be operated at a current of 100  $\mu\text{A}$ /gate thereby greatly increasing power consumption. If, on the other

hand, we make  $I_1 > I_{inj}$ ; we increase the requirement for  $\beta_u$ , which will probably have a detrimental effect on yield. It was decided to make the length of the collector  $T1 = 100 \mu\text{m}$ . This implies that  $I_1 = \frac{100}{28} I_{inj} = 3,6 I_{inj}$ . Under worst-case conditions (only one product term selected),  $\beta_u$  must therefore be greater than 3,6. The minimum operating current is now pegged at  $28 \mu\text{A}$  per gate. The geometry of T2 is determined from that of T1 by using equation 5.40 to ensure that  $\beta = 20$  when  $\beta_n = 40$ . This gives a value of  $A_n = 5\,780 \mu\text{m}^2$ .

A dynamic analysis of the interface must be made to determine the delay contributed by capacitance at the base of T2. The following capacitances appear at this point:

- (i)  $80 I^2 L$  device collector-base capacitances amounting to  $80 \times 0,547 = 43,76 \text{ pF}$ .
- (ii) Aluminium capacitance to ground, estimated at  $24 \text{ pF}$ .
- (iii)  $C_{be}$  of T2,  $2,5 \text{ pF}$ .

Total capacitance therefore amounts to approximately  $70 \text{ pF}$ . Assuming  $\beta_u \approx 5$ , we may write that

$$\begin{aligned}
 t_{do} &= \frac{\Delta V}{3,6 I_{inj}} 70 \times 10^{-12} \\
 &= 19,4 \times 10^{-12} \frac{\Delta V}{I_{inj}}
 \end{aligned}
 \tag{5.42}$$

As T2 has no buried layer for high breakdown voltage and yet carries a current in excess of 1 mA, an analysis of the series collector resistance is called for. Fig. 5.25(b) shows the layout of this device. We may assume a uniform distribution of current throughout the intrinsic transistor area. The lateral current flowing to the collector contact on either side of the emitter can be modelled as flowing from a line equi-distant from the centre line and the edge of the emitter. The resistivity of the epitaxial layer is 0,8  $\Omega$  cm. The resistance to each collector contact is therefore

$$\begin{aligned}
 R &= \frac{0,8 \cdot 14}{1,5 \times 10^{-4} \cdot 180} + \frac{0,8}{2,5 \times 10^{-4}} \cdot \frac{12}{180} \\
 &= 414,8 \Omega + 213,3 \Omega \\
 &= 628 \Omega.
 \end{aligned}$$

The total series resistance  $R_c$  of the device is  $\frac{R}{2}$  or 314  $\Omega$ . At a current of 2 mA this will add 0,628 V to the saturation voltage of the transistor.

### 5.7 Overall layout and prediction of performance

Fig. 5.26 is a computer plot of the layout as digitized by means of a CALMA graphic display system. The complete chip has overall dimensions of 3,53 mm by 4,12 mm. The active circuit area excluding scribe channel and bonding pads is approximately 13,4 mm<sup>2</sup>.

174/.....




Fig.5.25(a) Circuit diagram of output interface




Fig.5.25(b) Calculation of series collector resistance



The largest portion of the active area (52%) is occupied by the AND-array. The basic structure of this array has been thoroughly described in 5.4. The array contains 640 four collector gates giving a gate-packing density of  $92 \text{ gates/mm}^2$ . The reason for this relatively low value is of course the large percentage of array area occupied by  $n^+$  underpasses (about 50%). The size of this array could be virtually halved if two-layer metallization were available. If the structure is considered as a ROM (One collector = One bit) the density is  $367 \text{ bits/mm}^2$ . On this basis a 4k ROM could be produced on a chip with an active area of  $11,1 \text{ mm}^2$  ( $3,3 \text{ mm} \times 3,3 \text{ mm}$ ).

The OR-array is considerably smaller (17% of active area) and has been divided into two halves. This was necessary because of the difference in pitch between the 80 outputs of the AND-array (pitch =  $24 \mu\text{m}$ ) and the 80 inputs of the OR-array (pitch =  $36 \mu\text{m}$ ). If all the gates had been placed in a single array a considerable amount of space would have been wasted. A disadvantage is that the outputs of the two halves must be joined together. This is done by means of eight aluminium lines running down the left-hand side of the AND-array.

The 16 input interfaces are positioned on either side of the chip in Fig. 5.26, with inputs  $I_1, I_3, I_5 \dots I_{15}$  on the left and  $I_2, I_4, I_6 \dots I_{16}$  on the right. They are designed to make use of the space between bonding pads and are laid out




Fig. 5.26: Prototype circuit, code-named PLA-1

177/.....

in mirror-imaged pairs. This enables a common injector rail to be used for each pair. Each interface has an area of  $0,13 \text{ mm}^2$  and the 16 interfaces occupy 16% of the active area. The eight output interfaces are arranged at the top and bottom of the chip in Fig. 5.26.

Because of the large total current flowing into the chip, all voltage drops in the injector or ground return circuits must be kept to a minimum. For this reason all injector rails are joined to the injector contact at both ends. The maximum voltage drop which can then occur is only one quarter of the voltage drop occurring at the same current with only one end of the rail connected. All injector metallization is made as wide as possible. The ground return circuit is made via the buried  $n^+$  layer and a shallow  $n^+$  contact which completely surrounds the  $I^2L$  part of the circuit, thereby minimizing the distance between any point in the circuit and the contact. This effect is carried a stage further by including an  $n^+$  contact strip running vertically down the middle of the circuit in Fig. 5.26.

Although a high packing density in the active area was achieved, there are large unused areas in each corner of the chip. It was envisaged that these would be used for adding flip-flops in a later version of the device.

A theoretical prediction of performance will now be made. This will be compared with measured results in the following chapter. The most important performance parameter is the speed-power relationship, which has already been analysed for the basic

gate and the interface circuits. A basic gate has a delay of

$$t_d = \frac{\Delta V}{2 I_{inj}} (C_{be} + (F+2) C_{bc}) \quad 5.4$$

For the 4-collector gate,  $C_{be} = 4,87$  pF and  $C_{bc} = 0,55$  pF. In the case of the AND-array the capacitance of the  $n^+$  underpass appears in parallel with  $C_{be}$ . This capacitance amounts to 4,17 pF per gate. The delay of a gate in the AND array is therefore

$$\begin{aligned} t_{da} &= \frac{\Delta V}{2 I_{inj}} (4,87 + 4,17 + (4+2) \cdot 0,55) \times 10^{-12} \\ &= 6,16 \times 10^{-12} \frac{\Delta V}{I_{inj}} \end{aligned} \quad 5.43$$

For the OR array the fanout is eight but a current of  $2 I_{inj}$  per cell is provided, giving an effective fanout of four. The junction capacitances are  $C_{be} = 10$  pF and  $C_{bc} = 0,55$  pF. An additional capacitance of 2,29 pF per gate must be added for the aluminium connections to the gate inputs.

$$\begin{aligned} \therefore &= \frac{\Delta V}{2 \cdot 2 I_{inj}} (10 + 2,29 + (8+2) \cdot 0,55) \cdot 10^{-12} \\ &= 31,69 \times 10^{-12} \frac{\Delta V}{I_{inj}} \end{aligned} \quad 5.44$$

The speed-power equations for the input and output interfaces have already been determined as

$$t_{di} = 1,69 \times 10^{-12} \frac{\Delta V}{I_{inj}} \quad 5.41$$

$$\text{and } t_{do} = 19,4 \times 10^{-12} \frac{\Delta V}{I_{inj}} \quad 5.42$$

The total propagation delay through the circuit is

$$\begin{aligned} t_{dt} &= t_{di} + t_{da} + t_{dor} + t_{do} \\ &= \frac{\Delta V}{I_{inj}} (1,69 + 6,16 + 31,69 + 19,4) \cdot 10^{-12} \\ &= 31,69 \times 10^{-12} \frac{\Delta V}{I_{inj}} \quad 5.45 \end{aligned}$$

The total chip current is

$$\begin{aligned} I_t &= I_i + I_a + I_{or} + I_o \\ &= 16 (2+2,7) I_{inj} + 640 I_{inj} + 80,2 I_{inj} + 8,3,6 I_{inj} \\ &= 904 I_{inj} \\ \therefore t_{dt} &= 31,69 \times 10^{-12} \times 904 \frac{\Delta V}{I_t} \\ &= 2,86 \times 10^{-8} \frac{\Delta V}{I_t} \quad 5.46 \end{aligned}$$

Assuming  $\Delta V \doteq V_{be}$ , equation 5.46 is depicted in Fig. 5.27.

1 MHz operation is possible at a total chip dissipation of 28 mW.

180 / .....




Fig. 5.27: Theoretical curve of  $f_{\max}$  vs  $I_t$  and  $P_c$

The theoretical operating limits are also indicated. The upper limit is determined by voltage drop considerations (see 5.4) and the lower limit by the requirement of driving a TTL load. If only CMOS circuits were to be driven (or low-power Schottky TTL) this limit could be considerably reduced.

## CHAPTER 6

### 6. THE TEST SYSTEM AND THE RESULTS OBTAINED

#### 6.1 The test pattern

The prototype PLA, code-named PLA-1, was programmed with a test pattern designed to enable the full capabilities of the circuit to be evaluated. Programming is achieved by means of a set of optional contact windows in the contact window mask (see Fig. 4.4). To enable the contact window mask to be designed quickly, a coding diagram has been devised (Fig. 6.1). On this form, the position of each input-, output- and product term-line is indicated by means of a labelled line. The programming operation lies in placing contact windows at the intersections of those lines. Placing a contact window at the intersection of an input- and a product-term-line includes that input in the product formed on the product-term line. Placing a window at the intersection of a product-term and an output-line includes the product term in the OR-function formed at that output line. The coding diagram may be used by the designer to specify the program required. The mask is produced by digitizing the coding form using the CALMA system. An additional improvement would be to add the injector contact-windows to the coding form. This would enable the injectors of unused gates to be disconnected, thereby reducing power consumption.

The truth-table of the test pattern was compiled with the following considerations in mind:

1. No yield-versus-area data was available for the  $I^2L$  process. The PLA should therefore be tested in such a way






Fig.6.1 Part of the coding form




Fig.6.2 PLA-1

Fig.6.3 Test pattern truth table

NO	TERM	INSET-ADRES	WERWAGTE WAPDE	RESULTAT
1		00000000000000000000	00000000	00000000
2		00000000000000000000	00000000	00000000
3		00000000000000000000	00000000	00000000
4		00000000000000000000	00000000	00000000
5		00000000000000000000	00000000	00000000
6		00000000000000000000	00000000	00000000
7		00000000000000000000	00000000	00000000
8		00000000000000000000	00000000	00000000
9		00000000000000000000	00000000	00000000
10		00000000000000000000	00000000	00000000
11		1001100110011001	00000000	00000000
12		000110000011000	00000000	00000000
13		100110110011011	00000000	00000000
14		000110100011010	00000000	00000000
15		100111011001101	00000000	00000000
16		000111000011100	00000000	00000000
17		100111110011111	00000000	00000000
18		000111100011110	00000000	00000000
19		1001000110010001	00000000	00000000
20		000100000010000	00000000	00000000
21		100100110010011	00000000	00000000
22		000100100010010	00000000	00000000
23		100101010010101	00000000	00000000
24		000101000010100	00000000	00000000
25		100101110010111	00000000	00000000
26		0001011000010110	00000000	00000000
27		10010011001001001	00000000	00000000
28		000100000001000	00000000	00000000
29		100101110001011	00000000	00000000
30		000101000001010	00000000	00000000
31		1001010100010101	00000000	00000000
32		000100000001000	00000000	00000000
33		100011110001111	00000000	00000000
34		000011100001110	00000000	00000000
35		10000000000000000000	00000000	00000000
36		00000000000000000000	00000000	00000000
37		100000110000011	00000000	00000000
38		000000100000010	00000000	00000000
39		1000010100000101	00000000	00000000
40		0000010000000100	00000000	00000000
41		100001110000111	00000000	00000000
42		000001100000110	00000000	00000000
43		1011100110111001	00000000	00000000
44		00110000011000	00000000	00000000
45		101110110111011	00000000	00000000
46		00110100011010	00000000	00000000
47		101110110111101	00000000	00000000
48		00111000011100	00000000	00000000
49		101111000111111	00000000	00000000
50		001111000111110	00000000	00000000
51		1011110001111101	00000000	00000000
52		001110000111110	00000000	00000000
53		1011100110111101	00000000	00000000
54		001110000111110	00000000	00000000
55		10000000000000000000	00000000	00000000
56		00000000000000000000	00000000	00000000
57		10000000000000000000	00000000	00000000
58		00000000000000000000	00000000	00000000
59		10000000000000000000	00000000	00000000
60		00000000000000000000	00000000	00000000



00000000	00000000	000000000000000000000000	100
00000000	00000000	000000000000000000000000	99
00000000	00000000	000000000000000000000000	98
00000000	00000000	000000000000000000000000	97
00000000	00000000	000000000000000000000000	96
00000000	00000000	000000000000000000000000	95
00000000	00000000	000000000000000000000000	94
00000000	00000000	000000000000000000000000	93
00000000	00000000	000000000000000000000000	92
00000000	00000000	000000000000000000000000	91
00000000	00000000	000000000000000000000000	90
00000000	00000000	000000000000000000000000	89
00000000	00000000	000000000000000000000000	88
00000000	00000000	000000000000000000000000	87
00000000	00000000	000000000000000000000000	86
00000000	00000000	000000000000000000000000	85
00000000	00000000	000000000000000000000000	84
00000000	00000000	000000000000000000000000	83
00000000	00000000	000000000000000000000000	82
00000000	00000000	000000000000000000000000	81
00000000	00000000	000000000000000000000000	80
00000000	00000000	000000000000000000000000	79
00000000	00000000	000000000000000000000000	78
00000000	00000000	000000000000000000000000	77
00000000	00000000	000000000000000000000000	76
00000000	00000000	000000000000000000000000	75
00000000	00000000	000000000000000000000000	74
00000000	00000000	000000000000000000000000	73
00000000	00000000	000000000000000000000000	72
00000000	00000000	000000000000000000000000	71
00000000	00000000	000000000000000000000000	70
00000000	00000000	000000000000000000000000	69
00000000	00000000	000000000000000000000000	68
00000000	00000000	000000000000000000000000	67
00000000	00000000	000000000000000000000000	66
00000000	00000000	000000000000000000000000	65
00000000	00000000	000000000000000000000000	64
00000000	00000000	000000000000000000000000	63
00000000	00000000	000000000000000000000000	62
00000000	00000000	000000000000000000000000	61
00000000	00000000	000000000000000000000000	60
00000000	00000000	000000000000000000000000	59
00000000	00000000	000000000000000000000000	58
00000000	00000000	000000000000000000000000	57
00000000	00000000	000000000000000000000000	56
00000000	00000000	000000000000000000000000	55
00000000	00000000	000000000000000000000000	54
00000000	00000000	000000000000000000000000	53
00000000	00000000	000000000000000000000000	52
00000000	00000000	000000000000000000000000	51

that the yield for each functional part may be determined, as well as the overall yield.

2. All inputs, outputs and product terms must be tested.
3. Adjacent inputs, outputs or product terms should preferably not carry identical signals, as a short circuit between them would not be detectable.
4. The input data should be easily generated by means of simple hardware and the output data easily verifiable.

The original truth table satisfied those requirements. It was generated from the outputs of an eight-bit binary counter and the outputs formed an easily recognizable pattern which could be detected by means of an ordinary oscilloscope. However, this table was incorrectly programmed into the array owing to some faults in the original coding form. The actual program is shown in Fig. 6.3. It retains certain of the features described above, but is not easily generated from a counter. It was then decided to rather make use of a mini-computer-based automatic test system to generate the necessary input data and analyse the output data.

## 6.2 The test system

### 6.2.1 Hardware

A block diagram of the test system is shown in Fig. 6.4. This system was originally developed for testing a sequential circuit at high clock rates. Data is read from the computer memory into the input buffer memory under program control. It is then read into the device under test (DUT) at a rate determined by an external clock generator. The output of




Fig.6.4 Block diagram of test hardware

189/.....

the DUT is read into the output buffer memory at the same rate and then back into the computer under program control.

### 6.2.2 Software

The programs were written in MULTEX BASIC. The first of these was an existing program used to collect data from the devices. This was modified to store the data from a large number of devices on a magnetic disc (PLATEST MB). The second program (PLADATA MB) was written to make a statistical analysis of this data based on the flow chart in Fig. 6.6. This program is designed to detect the following.

1. Fully functioning devices. The output data (E) is compared line-for-line with a stored matrix of correct data (D). If all 80 lines are identical, the device is considered to be fully functioning. The number of the circuit on the wafer is recorded and used later to relocate working devices for packaging.
2. Defective product terms. Before test 1 is begun a 1 x 80 element matrix H is loaded with zeros. As test 1 is made, defective lines in the output table (corresponding to defective product terms) may be detected. If such a term is found in line x of the output table, the x-th element of matrix H is incremented. After a whole wafer is tested

190/.....




Fig.6.5 Upper trace:  $I_1-I_{16}$   
Lower trace:  $Q_7$   
Vertical scale: 2V/cm  
Horizontal scale:  $20\mu\text{s}/\text{cm}$



(111 circuits) matrix  $M = \Sigma H$  contains a record of the number of times each product term failed the test out of a possible total of 111.

3. Defective output lines. This part of the program is designed to detect faulty output lines whose state does not change, i.e. they are stuck either high or low. A 1 x 8 element matrix  $F$  is loaded with 11111111. A bit-for-bit comparison is then made between the first element of the output data matrix  $E$  and each successive element. As soon as a change ( $1 \rightarrow 0$  or  $0 \rightarrow 1$ ) is detected in a specific bit position, the corresponding element of  $F$  is set to 0.
4. Defective input lines. If a line in the output data table is defective it does not necessarily mean a defective product term - it may be that one or more input bits are defective and so do not address the product term line correctly. An attempt was made in the program to differentiate between defective inputs and defective product terms, by correlating the faulty product term matrix  $H$  with each bit of the input-data matrix  $J$ . For example, if  $H [001100---]$  and  $J_x = [001100---]$  it is a reasonable supposition that the fault in  $h_3$  and  $h_4$  is caused by input bit  $J_x$  which is

192/.....

191/.....




Fig. 6.6: Flow diagram




Fig. 6.6: continued




Fig. 6.6: continued

stuck low. Similarly if  $J_x = [110011\text{---}]$ , the fault is probably caused by  $J_x$  being stuck high. To check for these two conditions, the matrix H was compared for equality with each of the 16 x 80 bit columns in J, and also with a matrix K, which consists of the one's complements of each bit of J. If equality is found in either case the product term faults are considered to actually be input faults, the H matrix is reset to zero and bit x of a 16-bit input fault matrix L is incremented.

The information described above has two uses. Firstly, useful information concerning the yield/area relationship may be obtained because each fault is now associated with a specific part of the circuit having a known area. The yield of each part of the circuit as well as the yield of the whole circuit may then be calculated, giving several measured points on the yield/area curve. Further by analysing the fault distribution on several wafers, possible systematic faults (caused by design or layout errors) may be detected.

### 6.3 Results

#### 6.3.1 Logical tests

A batch of 11 two-inch diameter wafers, each containing 112 circuits, was produced by the IC facility using the process modifications described in Chapter 5. Fig. 6.2 shows a completely processed circuit. These circuits were tested in

196/.....

wafer-form at a total current per circuit of 30 mA using 8k2 pull-up resistors at the outputs. This test was intended only to detect logical faults and so a low clock rate (1 kHz) was used.

The results of this test were disappointing. A large number of the devices showed evidence of the characteristic 'sliding 1' output data format shown in Fig. 6.3, but in almost all cases there were several faults present. No single fully working circuit was found. All the faults were identified by the analysis program as product-term faults, i.e. no input fault correlation was obtained. The yield of fully working product-terms was only 0,87%. The program was also not able to detect any output bits stuck high or low. A visual inspection of the output data of several devices was then made. It was observed that often a number of faults were simultaneously present and this would explain the program's inability to classify the faults correctly. The faults may be roughly categorized as follows:

1. Catastrophic failures. In large areas of certain wafers, all outputs are =1. This is probably due to  $\beta_u$  of these devices being  $<1$  as a result of epitaxial layer thickness variations (see Chapter 5.2).
2. Random faults. A high occurrence of apparently random faults such as stuck outputs, stuck product-terms and inoperative input bits were also observed. Apart

197/.....

from the usual yield-reducing mechanisms in a bipolar circuit such as epitaxial-layer spikes and crystal faults, there is an additional fault-source which may be contributing to the low yield in this case. This is the widespread use of aluminium conductors crossing over  $n^+$  emitter diffusion. The oxide layer over the  $n^+$  diffused regions is only 300 nm thick and the possibility of pin holes arising in this oxide layer cannot be ruled out.

3. Systematic failures. It was observed that in many circuits output  $Q_8$  was stuck high. On examining the layout of the circuit on the CALMA system it was found that one of the layout rules, namely the minimum clearance of base diffusion surrounding emitter diffusion, had been exceeded on an underpass connecting the  $Q_8$  output interface to the OR-array. It is highly likely that this fault is responsible for the  $Q_8$  output being defective.

### 6.3.2 Electrical tests

Ten chips, each having at least one working output were encapsulated in 40-pin ceramic packages for the electrical tests.

The following measurements were made:

1. Speed power relationship. The relationship between supply current  $I_t$  and maximum operating frequency  $f_{\max}$  was measured on the samples from 300  $\mu\text{A}$  to the point at which the circuits would no longer function. The

198/.....

averaged results are listed in Table VIII and are also depicted in Fig. 6.7, together with the theoretical curve originally presented in Fig. 5.27. The theoretical results agree with the measured values to within 35%, a good agreement in view of the large number of simplifying assumptions implicit in the calculations.

2. Maximum operating current. This is somewhat better than the calculated worst-case value, and averages at 133 mA. The maximum current which would probably be used in practice is 100 mA, given a maximum operating frequency of 1,75 MHz.
3. Minimum operating current. The minimum supply current necessary to sink 2 mA is 24,8 mA, agreeing almost exactly with the calculated value of 25 mA.
4. Injector series resistance. This amounts to approximately 10  $\Omega$  and will add 16 mW to the total chip consumption at 1 MHz (40 mA).
5. Input and output voltage levels. The omission of the buried layer from the input and output transistors proved a successful method of maintaining high breakdown voltages. The breakdown voltages were:

$$BV_{IN} = 22 \text{ V and}$$

$$BV_{OUT} = 52 \text{ V.}$$

The output saturation voltage was increased from 170 mV (typical) to 550 mV at 2 mA, implying that the increased collector series resistance is approximately 190  $\Omega$ .

Input and output waveforms are depicted in Fig. 6.5.



$I_t$ (A)	$f_{\max}$ (Hz)		% Error
	measured	calculated	
$10^{-1}$	$1,75 \times 10^6$	$2,4 \times 10^6$	+37
$3 \times 10^{-2}$	$7,05 \times 10^5$	$7,6 \times 10^5$	+42
$10^{-2}$	$2,9 \times 10^5$	$2,6 \times 10^5$	+8
$3 \times 10^{-3}$	$1,05 \times 10^5$	$8,2 \times 10^4$	-22
$10^3$	$3,8 \times 10^4$	$2,8 \times 10^4$	-26
$3 \times 10^{-4}$	$1,05 \times 10^4$	$9 \times 10^3$	-14

TABLE VIII

200/.....




Fig.6.7  $f_{max}$  vs  $I_t$  &  $P_c$

## CHAPTER 7

### 7. CONCLUSIONS AND RECOMMENDATIONS

#### 7.1 Conclusions

A mask-programmable PLA has been designed and manufactured using integrated injection logic produced with a modified standard bipolar process. Electrical measurements on a small number of samples show that the device meets all the original electrical specifications. Operation at a clock rate of 1 MHz is possible, at a total chip dissipation of 44 mW for a circuit containing 800 equivalent four-collector gates, 16 input interfaces and 8 output interfaces. Good agreement between theoretical and measured speed-power performance has been obtained. Input and output interfaces function correctly and are TTL and CMOS compatible.

The yield of fully functioning circuits was zero. Apart from a mask layout error and the usual faults common to any bipolar process (e.g. epitaxial layer spikes and crystal defects), a large number of faults were caused by the sensitivity of the upward current gain  $\beta_u$  to variations in epitaxial layer thickness.

#### 7.2 Recommendations

##### 7.2.1 Process changes

It is obvious that drastic changes to the process must be considered to stabilize the current gain of the devices. The large  $\beta_u$  variation is caused by a poorly controlled emitter doping level, which varies between the background concentration ( $6,5 \times 10^{-3} \text{ cm}^{-3}$ ) and a much higher value depending on the degree of buried layer out-diffusion. To

202/.....

stabilize this concentration at a high value it is proposed that the epitaxial layer concentration be increased as much as is practically feasible with the given equipment (about  $2,6 \times 10^{16} \text{ cm}^{-3}$ ). This will increase the minimum current gain by a factor of four. Increasing the nominal epitaxial thickness will help to prevent punch-through of the emitter to the collector and will ensure a higher breakdown voltage. This has been attempted by other researchers using devices of similar geometry<sup>45</sup>, and a good trade-off between  $\beta_u$  and  $BV_{CEO}$  was achieved. These modifications should have little effect on the performance of the device otherwise, except that  $\alpha_p$  of the lateral pnp transistor will be slightly degraded. This will cause a corresponding increase in the power-delay product of the gate. No radical design changes should therefore be necessary.

### 7.2.2 Design changes

The electrical specifications having been met, no design changes are necessary per se. Certain options for changing the capability of the circuit do exist though, and the following may be worthy of consideration:

1. If a fixed 5 V supply may be tolerated, the open-collector output interfaces may be replaced by push-pull types. This would save an external component count. The size of the output transistors could be reduced with a corresponding reduction in junction capacitance. Yield would probably be improved, as the present interface requires that  $\beta_u \geq 3,6$  for correct operation.

2. If a breakdown voltage in excess of 7 V could be guaranteed by the process alterations described above, a buried layer could be used in the output transistors, reducing their series collector resistance and making a greater fan-out possible.
3. Flip-flops could be added in the unused areas on the chip, enabling a complete sequential system to be realized.
4. Injector contact windows should also be made programmable to enable the power consumption to be kept to a minimum.

## REFERENCES

1. LUTSCH, A.G.K. Manufacture of microcircuits in a small industrialized country. Trans. S.A. Inst. Elec. Engrs., vol. 67, no. 9, Sept. 1976, p. 258.
2. Thin film technology. A handbook published by the University of Stellenbosch for internal use.
3. Thick film technology. A handbook published by the University of Stellenbosch for internal use.
4. KAPPETIJN, H. Microwave circuitry in thin film technology, NEERI/E/68/2, Nat. Elec. Eng. Res. Inst., CSIR, P.O. Box 395, Pretoria, 0001.
5. RADEMEYER, P. Private communication.
6. NATTRASS, H.L. South African university education in electronic engineering. The Professional Engineer, vol. 6, no. 2, April 1977, p. 5.
7. VAN BILJON, L. The electronics industry in South Africa. The Professional Engineer, vol. 6, no. 2, April 1977, p. 16.
8. MATHLENER, W. The uncommitted integrated circuit designer's handbook, Nat. Elec. Eng. Res. Inst., CSIR, P.O. Box 395, Pretoria, 0001.
9. LUTSCH, A.G.K. Private communication.
10. CROOKE, M. Advances in integrated injection logic technology, a bipolar low power logic family. Nat. Elec. Eng. Res. Inst., Dec., 1976.
11. RHYNE, V.T., et al. Programmed Logic Arrays, New Logic Notebook, vol. 1, no. 2, Oct. 1974.
12. HILL, F.J. & PETERSON, G.R. Introduction to switching theory and logical design, Wiley & Sons, New York, 1974, p. 484.

13. ULA - the uncommitted logic array, Ferranti Ltd., Gem Mill, Chodderton Oldham, 049 8ND.
14. Exar-chip I<sup>2</sup>L design kit instruction manual, Exar Integrated Systems, Inc., P.O. Box 62226, Sunnyvale, CA. 94088, 1976.
15. SWAP design manual, Stewart Warner Corporation, 730, East Evelyn Avenue, Sunnyvale, CA. 94086, 1977.
16. ALLEN, C.A. Master MOS, a custom CMOS system, Pulse, Sept. 1975, p. 44.
17. Digital integrated circuits data book, National Semiconductor Corporation, 2900, Semiconductor Drive, Santa Clara, CA. 95051, Aug. 1973, p. 1-96.
18. GORMAN, K. The programmable logic array: a new approach to microprogramming, EDN, vol. 18, no. 21, Nov. 20, 1973, p. 68.
19. CAVLAN, N. Structure and applications of field programmable logic arrays, Microelectr. and Reliability, vol. 15, 1976, p. 285.
20. SOS/LSI application note no. 4, North American Rockwell Microelectronics Co., P.O. Box 3669, 3310, Miraloma Ave., Anaheim, CA. 92803.
21. HEBENSTREIT, E. & HORNINGER, K. High speed programmable logic arrays in ESFI SOS technology, IEEE Jour. Solid State Circs., vol. 11, no. 3, June 1976, p. 370.
22. MAY, P. & SCHIERECK, F. High speed static programmable logic array in LOCOS, IEEE Jour. Solid State Circs., vol. 11, no. 3, June 1976, p. 365.
23. HORNINGER, K. A high speed ESFI SOS programmable logic array with an MNOS version, IEEE Jour. Solid State Circs., vol. 10, no. 5, Oct. 1975, p. 331.

24. SOS/LSI Data Sheet : P/N 15900 NB programmable logic array, North American Rockwell Microelectronics Co., P.O. Box 3669, Miraloma Ave., Anaheim, CA. 92803.
25. HEMEL, A. The PLA: a 'different kind' of ROM, Electr. Design, vol. 24, no. 1, 5 Jan. 1976, p. 78.
26. Technical Data File, Plessey Microelectronics, Cheney Manor, Swindon, Wiltshire, UK.
27. MILES, G. FPLAs offer a design alternative for development of system logic, EDN, vol. 20, no. 19, 5 Nov. 1975, p. 85.
28. HART, K. & SLOB, A. Integrated injection logic: a new approach to LSI, IEEE Jour. Solid State Circs., vol. 7, no. 5, Oct. 1972, p. 340.
30. BAKER, K. High performance LSI circuits incorporating multi-collector logic, paper presented at ISCON '74 Conference, London, 1974.
31. HENNIG, F. et al. Isoplanar integrated injection logic; a high performance bipolar technology. IEEE Jour. Solid State Circs., vol. 12, no. 2, April 1977, p. 101.
32. DE TROYE, N. Integrated injection logic - present and future, IEEE Jour. Solid State Circs., vol. 9, no. 5, Oct. 1974, p. 206.
33. SHOCKLEY, W. & READ, W.J. Phys. Rev., vol. 87, p. 835.
34. SAH, C.T., et al. Carrier generation and recombination in pn junctions and pn junction characteristics, Proc. IRE, vol. 45, no. 9, Sept. 1957, p. 1228.
35. GHANDI, S.K. The theory and practice of microelectronics. John Wiley & Sons, Inc., 1968.
36. FITZGERALD, D.J. & GROVE, A.S. Surface recombination in semiconductors, Surface Science, vol. 9, p. 347, 1968.

207/.....



37. BERGER, H.H. The injection model - a structure oriented model for merged transistor logic (MTL), IEEE Jour. Solid State Circs., vol. 9, no. 5, Oct. 1974, p. 218.
38. KIRSCHNER, N. Minority carrier distribution and the current components in the base of the vertical transistor of an  $I^2L$  cell, article submitted for publication in IEEE Trans. on Electr. Dev.
39. KLAASEN, F.M. Device Physics of integrated injection logic, IEEE Trans. on Electr. Dev., vol. 22, no. 3, March 1972, p. 145.
40. MATTHEUS, W. et al. Characteristics of  $I^2L$  at low current levels, Labo. ESAT, Katholieke Universiteit Leuven, Kardinaal Mercierlaan 94, Heverlee 3030, Belgium.
41. CROOKE, M. et al. Integrated injection logic using non-optimized processes. Article accepted for publication in Microelectr., March 1978.
42. ESTREICH, D.B. et al. An integrated injection logic ( $I^2L$ ) macromodel including lateral and current redistribution effects. IEEE Jour. Solid State Circs., vol. 11, no. 5, Oct. 1976, p. 648.
43. BLATT, V. et al. Substrate fed logic, IEEE Jour. Solid State Circs., vol. 10, no. 5, Oct. 1975, p. 336.
44. KIRSCHNER, N. The effect of base resistance of the vertical npn transistor in  $I^2L$  structures, Solid State Electr., vol. 20, 1977, p. 641.
45. SALTICH, S. et al. Processing technology and AC/DC characteristics of linear-compatible  $I^2L$ . IEEE Jour. Solid State Circs., vol. 11, no. 4, Aug. 1976, p. 478.

Plessey process 1 layout rules

<u>Clearance</u>	<u>Minimum dimension</u>
Buried n <sup>+</sup> to isolation clearance	24 μm
Isolation diffusion width	12 μm
Base diffusion to base diffusion clearance	8 μm
Base diffusion to isolation diffusion clearance	20 μm
Base to collector contact distance	12 μm
Margin of base diffusion surrounding a contact window	4 μm
Emitter diffusion to emitter diffusion clearance	8 μm
Emitter diffusion to isolation diffusion clearance	20 μm
Margin of emitter diffusion surrounding a contact window	4 μm
Margin of base diffusion surrounding an amitter	6 μm
Size of contact window	8 μm x 8 μm
Aluminium width	10 μm
Aluminium spacing (short runs of < 100 μm)	8 μm
(long runs)	10 μm
Aluminium overlap around contact windows	4 μm
Bonding pad/conductor clearance	32 μm
Bonding pad/bonding pad clearance	48 μm

209/.....

APPENDIX A2Experimental I<sup>2</sup>L circuits designed by other researchers in the  
Solid State Electronics Division

Considerable use has been made in this thesis of results obtained by other researchers at the Solid State Electronics Division. These results were obtained using the following test chips:

- A2.1: MCL1 (designed by M. Crooke and R.F. Greyvenstein).
- A2.2: MCL2 (designed by M. Crooke and R.F. Greyvenstein).
- A2.3: MCL3 (designed by N. Kirschner).

For the sake of completeness these devices are illustrated on the following three pages.

210/.....

A2.1




Fig. A.1 : MCL1 test chip

A2.1




Fig. A.2 : MCL2 test chip

A2.3




Fig. A.3 : MCL3 test chip

213/.....

Experimental I<sup>2</sup>L circuits designed by the author as part of this project

Two experimental chips were designed by the author to obtain necessary information about device performance. The results were used to confirm theoretical analyses in Chapter 5. The following structures were incorporated on these chips:

A3.1: MCL4 (see Fig. A4)

- 1 : A pinch resistor.
- 2 → 7 : Normal geometry gates with pnp base widths of 6, 8, 10, 12, 14 and 16  $\mu\text{m}$ .
- 8 : A MOS-capacitor for measuring surface recombination velocity.
- 9 → 11 : Minimum geometry gates with isolation widths of 4, 8 and 12  $\mu\text{m}$ .
- 12 : A test transistor.

A3.2: MCL5 (see Fig. A5)

- 1 : An input interface.
- 2 → 4 : Non-isolated gates with isolation widths of 8, 12 and 16  $\mu\text{m}$ .
- 5 → 7 : Isolated gates with isolation widths of 8, 12 and 16  $\mu\text{m}$ .
- 8 : Nine transistors with various emitter/collector area ratios.
- 9 → 11 : Three substrate pnp transistors with different emitter areas.
- 12 → 17 : Eleven-stage ring oscillators with various geometries and isolation widths.
- 18 : A D-type flip-flop.
- 19 : A 96-collector structure with an  $n^+$  underpass.
- 20 : An output interface.




Fig. A.4 : MCL4 test chip

215/.....






Fig. A.5 : MCL5 test chip

216/.....




Fig. A6 MCL 4




Fig. A7 MCL 5

## APPENDIX A4

### Layout of the AND-arrays and OR-arrays

#### A4.1 : The AND-array

Fig. A6 shows a section of the AND-array as it was finally laid out. Two eight-collector gates are shown together with two  $n^+$  underpasses connected to the bases. These lie in an island of p-base diffusion between the gates.

#### A4.2 : The OR-array

Fig. A7 shows four eight-collector gates of the OR-array. The inputs are connected to the bottom of each gate. The injectors are placed between the cells injecting current in both directions. The injectors are designed to inject a current of  $2 I_{inj}$  into each cell.




Fig. A6 : A section of the AND-array (1 mm = 2  $\mu$ m)




Fig. A7 : A section of the OR-array (1 mm = 2  $\mu$ m)




Fig. A8: Input interface (1 mm = 2  $\mu$ m)




Fig. A9 : Output interface (1 mm = 4  $\mu$ m)

221/.....



## APPENDIX A6

### Test hardware and software

#### A6.1 : Hardware used for measuring gate parameters

The equipment used for measuring the static and dynamic parameters of gates has been thoroughly documented elsewhere<sup>45</sup>. Briefly, the measurements were made as follows:

1. Static parameters were measured on a semi-automatic basis. Using an epitaxial current source, two logarithmic current-to-voltage converters and an analog subtraction circuit, a voltage proportional to  $\beta_u$  or  $\alpha_p$  may be generated. This is used to make a direct plot of  $\beta_u$  or  $\alpha_p$  vs  $I_c$  on an X-Y plotter, using logarithmic graph paper. Current gain may be plotted over an 8-decade current range from 100 pA to 10 mA.
2. Dynamic parameters such as gate delay were measured using the exponential current source and a high-input impedance active probe. This probe places negligible resistive or capacitive loading on the device under test, which is essential for accurate measurements at low currents. The probe was also used to plot  $V_{be}$  vs  $I_c$  curves.

#### A6.2: Software used for functional study

A listing of the test program appears on the following pages.

222/.....

```

0010 REM *****
0020 REM
0030 REM TITEL:  PLADATA.MB
0040 REM
0050 REM BESKRYWING:  ANALISEER TOETSRESULTATE VAN PLA BAAN
0060 REM
0070 REM
0080 REM
0090 REM *****
0100 PRINT
0110 PRINT
0120 REM
0130 LET B1=SYS(0)
0140 PRINT "TYD PROGRAM BEGIN = ";B1/3600
0150 REM M - MATRIKS VAN FOUTIEWE PRODUKTERME
0160 REM N - MATRIKS VAN FOUTIEWE INSETLYNE
0170 REM S - MATRIKS VAN WERKENDE STROOMBANE
0180 REM G - MATRIKS VAN FOUTIEWE KOLOMME
0190 REM F1$ - NAAM VAN DATA LEER OP SKYF
0200 LET Y1=1
0210 DIM M(1,80),N(1,16)
0220 DIM S(1,112),G(1,8)
0230 DIM F1$(20),F2$(420),F3$(20),F4$(40)
0240 DIM EC(100,2),DC(100,2)
0250 DIM HE(1,80),FC(1,8)
0260 MAT M=ZER
0270 MAT N=ZER
0280 MAT S=ZER
0290 MAT G=ZER
0300 LET T=0
0310 REM -----
0320 REM           TOETS PRODUKTERME
0330 REM
0340 REM
0350 REM Y3 = WYSER NA ELEMENTE IN DATA-MATRIKS
0360 REM Y1 = SKYFTELLER      Y2 = STROOMBAANTELLER
0370 REM
0380 REM -----
0390 LET N1=0
0400 REM *** STEL BEGIN TOESTANDE OP
0410 LET Y2=1
0420 REM *** KRY DATA-LEER VAN SKYF
0430 GOSUB 1510
0440 PRINT F1$
0450 REM *** Y3 = 10 IS DIE EERSTE DATA ELEMENT
0460 LET Y3=11
0470 MAT H=ZER
0480 E(AND,ECY3,2),15,ECY3,2)
0490 E(AND,DCY3,2),15,DCY3,2)
  
```



```

0560 REM
0590 IF E[Y3,2]=O[Y3,2] THEN GOTO 0620
0600 LET HC1,Y3-10J=HC1,Y3-10J+1
0610 LET N1=N1+1
0620 LET Y3=Y3+1
0630 IF Y3=91 THEN GOTO 0650
0640 GOTO 0590
0650 IF N1>X0 THEN GOTO 0680
0660 LET SC1,(Y2+2)/3J=SC1,(Y2+2)/3J+1
0670 GOTO 1560
0680 GOTO 0690
0690 REM -----
0700 REM
0710 REM          TOETS VIR FOUTIEWE UITGANGE
0720 REM
0730 REM
0740 REM  Y5 = UITGANGE          Y6 = WYSER NA PRODUKTERME
0750 REM
0760 REM -----
0770 MAT F=ZER
0780 REM *** STEL BEGIN TOESTANDE OP
0790 LET Y6=11
0800 LET Y5=1
0810 REM *** VERGELYK AL DIE BISSE
0820 LET F4=0
0830 LET P3=8
0840 BITCOMP,E[C11,2],E[Y6,2],P3,P4
0850 IF P4=1 THEN GOTO 0870
0860 LET FC1,Y5J=0
0870 LET Y5=Y5+1
0880 IF Y5=9 THEN GOTO 0910
0890 LET P3=P3/2
0900 GOTO 0840
0910 LET Y6=Y6+1
0920 IF Y6=91 THEN GOTO 0940
0930 GOTO 0800
0940 REM *** TOETS OF MATRIKS F =(11111111)
0950 LET I=1
0960 IF FC1,IJ>X1 THEN GOTO 1000
0970 LET I=I+1
0980 IF I=9 THEN GOTO 1010
0990 GOTO 0960
1000 LET T=T+1
1010 MAT G=G+F
1110 REM -----
1120 REM
1130 REM          TOETS VIR FOUTIEWE INSETLYNE
1140 REM
1150 REM -----
1160 DIM JE100,2],K[C100,2]
1170 DIM F5#[C20],F6#[C20]

```

```

1180 DIM LC1,163
1190 MAT A=ZERO(1,80)
1200 LET F5$="PLA3.T"
1210 LET F6$="PLA3C.T"
1220 OPEN FILE(0,3),F5$
1230 MAT READ FILE(0),J
1240 CLOSE FILE(0)
1250 OPEN FILE(1,3),F6$
1260 MAT READ FILE(1),K
1270 CLOSE FILE(1)
1280 MAT A=H
1290 MAT A=(32768)*A
1300 REM *** Y7 = WYSER NA BISSE IN DATA-WOORD
1310 LET Y7=1
1320 REM *** Y8 = INSET DATA-WOORD WYSER
1330 LET Y8=1
1340 LET P3=32768
1350 LET P4=0
1360 BITCOMP,AC1,Y8],JC(Y8,2],P3,P4
1370 IF P4=0 THEN GOTO 1410
1380 LET Y8=Y8+1
1390 IF Y8=81 THEN GOTO 1460
1400 GOTO 1360
1410 BITCOMP,AC1,Y8],KC(Y8,2],P3,P4
1420 IF P4=0 THEN GOTO 1480
1430 LET Y8=Y8+1
1440 IF Y8=81 THEN GOTO 1460
1450 GOTO 1410
1460 LET LC1,Y7]=1
1470 MAT H=ZER
1480 LET P3=P3/2
1490 LET Y7=Y7+1
1500 IF Y7=17 THEN GOTO 1520
1510 GOTO 1360
1520 REM
1530 MAT M=M+H
1540 REM
1550 MAT N=N+L
1560 LET Y2=Y2+3
1570 IF Y2=334 THEN GOTO 2210
1580 GOTO 0420
1590 PRINT "-----"
1600 REM
1610 REM *** F2$ - STROOMBAAN AANWYSER
1620 REM
1630 PRINT "-----"
1640 REM
1650 LET F2#[1,30]="000001002003004005006007008009"
1660 LET F2#[31,60]="010011012013014015016017018019"
1670 LET F2#[61,90]="020021022023024025026027028029"

```

```

1630 LET F2#[C91,120]="030031032033074035036037038039"
1640 LET F2#[C121,150]="040041042043044045046047048049"
1700 LET F2#[C151,180]="050051052053054055056057058059"
1710 LET F2#[C181,210]="060061062063064065066067068069"
1720 LET F2#[C211,240]="070071072073074075076077078079"
1730 LET F2#[C241,270]="080081082083084085086087088089"
1740 LET F2#[C271,300]="090091092093094095096097098099"
1750 LET F2#[C301,330]="100101102103104105106107108109"
1750 LET F2#[C331,360]="110111112113114115116117118119"
1770 LET F2#[C361,390]="120121122123124125126127128129"
1780 LET F2#[C391,420]="130131132133134135136137138139"
1790 REM
1800 REM F4# - SKYF AANWYSER
1810 LET F4#[C1,20]="00010203040506070809"
1820 LET F4#[C21,40]="10111213141516171819"
1830 REM
1840 LET F3#="PLAREG.RS"
1850 OPEN FILE[C0,3],F3#
1860 MAT READ FILE[C0],D
1870 CLOSE FILE[C0]
1880 LET F1#[C1,3]="PLA"
1890 LET F1#[C4,5]=F4#[Y1,Y1+1]
1900 LET F1#[C6,6]="0"
1910 LET F1#[C7,9]=F2#[Y2,Y2+2]
1920 LET F1#[C10,12]=".RS"
1930 DIM Z[C200,2]
1940 OPEN FILE[C0,3],F1$
1950 MAT READ FILE[C0],Z
1960 CLOSE FILE[C0]
1970 MAT E=ZER
1980 FOR I=1 TO 100
1990   LET E[C1,2]=Z[C2*I,2]
2000 NEXT I
2010 RETURN
2020 RETURN
2030 REM *** DES NA BINER
2040 DIM R#[C20]
2050 REM
2060 REM
2070 LET P3=0
2080 LET P2=2048
2090 LET P1=A
2100 FOR N1=1 TO 12
2110   SIAND,P1,P2,P3
2120   IF P3=0 THEN GOTO 2150
2130   LET R#[N1,N1]="1"
2140   GOTO 2160
2150   LET R#[N1,N1]="0"
2160   LET P2=(P2/2)
2170 NEXT N1
2180 RETURN

```

\*

```

2190 REM-----
2200 REM
2210 REM *** ROETINE OM RESULTATE UIT TE DRUK
2220 REM
2230 REM-----
2240 PRINT
2250 PRINT "POSISIE VAN IC:", "#WERKENDE BANE:"
2260 FOR I=1 TO 112
2270   LET S1=SC1,IJ
2280   PRINT I; TAB(30);S1
2290 NEXT I
2300 PRINT
2310 PRINT "DEFEKTIEME BANE:");T
2320 PRINT
2330 PRINT
2340 PRINT "UITGANGE WAT HOOG BLY:"
2350 PRINT "-----"
2360 PRINT
2370 PRINT "NOMMER", "UITGANG"
2380 FOR I=1 TO 8
2390   LET S2=GC1,IJ
2400   PRINT I,S2
2410 NEXT I
2420 PRINT
2430 PRINT
2440 PRINT "FOUTIEWE PRODUKTERME:"
2450 PRINT "-----"
2460 PRINT
2470 PRINT "NOMMER", "PRODUKTERM"
2480 FOR I=1 TO 80
2490   LET S3=MC1,IJ
2500   PRINT I,S3
2510 NEXT I
2520 PRINT
2530 PRINT
2540 PRINT "FOUTIEWE INSETLYNE:"
2550 PRINT "-----"
2560 PRINT
2570 PRINT "NOMMER", "INSETLYN"
2580 FOR I=1 TO 16
2590   LET S4=NC1,IJ
2600   PRINT I,S4
2610 NEXT I
2620 PRINT
2630 LET Y1=Y1+2
2640 IF Y1=23 THEN GOTO 2660
2650 GOTO 0210
2660 REM *** PROGRAMMERINGSTYD
2670 PRINT
2680 PRINT
2690 LET B2=SYS(0)
2700 PRINT "TYD PROGRAM BEGIN = ";B1/3600
2710 PRINT
2720 PRINT "TYD PROGRAM VOLTOOI = ";B2/3600
2730 PRINT
2740 END

```

```

0020 REM -----
0020 REM TITEL. PLATEST.MB
0030 REM
0040 REM     REVISIE           DATUM
0050 REM     01              78/09/19
0060 REM
0070 REM -----
0080 DIM R1#[16],R2#[16],R3#[16],R4#[16],R5#[16],R6#[16]
0090 DIM Z1#[20],Z2#[20],R#[40]
0100 DIM F1#[20]
0110 DIM F2#[420]
0120 LET F2#[1,30]="000001002003004005006007008009"
0130 LET F2#[31,60]="010011012013014015016017018019"
0140 LET F2#[61,90]="020021022023024025026027028029"
0150 LET F2#[91,120]="030031032033034035036037038039"
0160 LET F2#[121,150]="040041042043044045046047048049"
0170 LET F2#[151,180]="050051052053054055056057058059"
0180 LET F2#[181,210]="060061062063064065066067068069"
0190 LET F2#[211,240]="070071072073074075076077078079"
0200 LET F2#[241,270]="080081082083084085086087088089"
0210 LET F2#[271,300]="090091092093094095096097098099"
0220 LET F2#[301,330]="100101102103104105106107108109"
0230 LET F2#[331,360]="110111112113114115116117118119"
0240 LET F2#[361,390]="120121122123124125126127128129"
0250 LET F2#[391,420]="130131132133134135136137138139"
0260 PRINT
0270 GOTO 0340
0280 PRINT "STROOMBAAN NAAM: ";
0290 INPUT Z2#
0300 PRINT "KLOKFREKWENSIE (IN KHZ): ";
0310 INPUT F1
0320 PRINT "TOEVOERSTROOM (IN MA): ";
0330 INPUT I1
0340 PRINT
0345 GOTO 0365
0350 PRINT "RY DIMENSIE VAN TOETS TABEL";
0360 INPUT M
0365 LET M=60
0370 LET M=M+20
0380 DIM DCM,2],R[2#M,2]
0390 PRINT "BEGIN TOETS (1), RESULTATE (2), NUWE WOORD (-1), NUWE TABEL
(-2)"
0400 INPUT Z1
0410 ON Z1+3 THEN GOTO 0650, 0440, 0390, 0910, 1600
0420 GOTO 0390
0430 PRINT
0440 REM ROETINE OM NUWE WOORD IN TE LEES
0450 PRINT "NAAM VAN TOETS-TABEL";
0460 INPUT Z1#
0470 OPEN FILE[0,3],Z1#
0480 MAT READ FILE[0],0
0490 CLOSE FILE[0]

```

```

0500 PRINT "NOMMER VAN WOORD (9999,1 OM TE EINDIG)";
0510 INPUT K,L
0520 IF K=9999 THEN GOTO 0610
0530 LET A=DCK+10,L]
0540 GOSUB 2190
0550 PRINT "WOORD",K,L,"=",A2
0560 PRINT "NUWE WOORD";
0570 INPUT A
0580 GOSUB 2290
0590 LET DCK+10,L]=A2
0600 GOTO 0500
0610 OPEN FILE[0,1],Z1$
0620 MAT WRITE FILE[0],D
0630 CLOSE FILE[0]
0640 GOTO 0390
0650 REM ROETINE OM NUWE TOETSTABEL IN TE LEES
0660 PRINT
0670 PRINT "NAAM VAN TOETSTABEL";
0680 INPUT Z1$
0690 MAT D=ZER
0700 PRINT "FORMAAT: D(I,1),D(I,2) 0<=D<=4096"
0710 PRINT
0720 FOR I=11 TO M-10
0730 PRINT I-10," ":
0740 INPUT A,X
0750 GOSUB 2290
0760 IF A2>4096 THEN GOTO 0830
0770 LET D(I,1]=A2
0780 LET A=X
0790 GOSUB 2290
0800 IF A2>4096 THEN GOTO 0830
0810 LET D(I,2]=A2
0820 GOTO 0850
0830 PRINT "GETAL GROTER AS 12 BISSE - IDIOT"
0840 GOTO 0730
0850 NEXT I
0860 PRINT
0870 OPEN FILE[0,1],Z1$
0880 MAT WRITE FILE[0],D
0890 CLOSE FILE[0]
0900 GOTO 0390
0910 REM BEGIN TOETS
0920 PRINT "NAAM VAN TOETSTABEL ";
0930 INPUT Z1$
0940 OPEN FILE[0,3],Z1$
0950 MAT READ FILE[0],D
0960 CLOSE FILE[0]
0970 REM HOOF ROETINE
0980 LET F1#[0,3]="PLA"
0990 PRINT " NOMMER VAN SKYF (TWEË SYFERS --)"
1000 INPUT F1#[4,5]
1010 LET F1#[6,6]="0"

```

```

1020 FOR Y=1 TO 339 STEP 3
1030 LET F1#[7,9]=F2#[Y,Y+2]
1040 LET F1#[10,12]=".RS"
1050 REM HERSTEL TELLER
1060 PRINT
1070 PRINT "TOETS NOU STROOMBAAN",F1#[7,9]
1080 PRINT
1090 LET A=137
1100 GOSUB 2290
1110 BEHEER,A2
1120 FOR I=1 TO M
1130 REM 1E DEEL VAN INSET BUFFER
1140 BEHEER,7
1150 TOETS,DCI,1]
1160 REM 2E DEEL VAN INSET BUFFER
1170 BEHEER,11
1180 TOETS,DCI,2]
1190 PRINT "L";
1200 NEXT I
1210 PRINT
1220 PRINT "KLAAR GELAAI"
1230 REM HERSTEL TELLER
1240 LET A=117
1250 GOSUB 2290
1260 BEHEER,A2
1270 REM TOETS IC
1280 LET A=240
1290 GOSUB 2290
1300 BEHEER,A2
1310 REM VERTRAGINGSLUS
1320 PRINT
1330 PRINT "VERTRAGINGSLUS"
1340 FOR I=1 TO 1000
1350 NEXT I
1360 REM HERSTEL TELLER
1370 LET A=137
1380 GOSUB 2290
1390 BEHEER,A2
1400 LET A=16
1410 GOSUB 2290
1420 BEHEER,A2
1430 NIOS
1440 FOR I=1 TO 2*M-1
1450 REM 1E DEEL VAN UITSET BUFFER
1460 BEHEER,29
1470 REM LEES RESULTATE IN
1480 RESULT,RCI,1]
1490 REM 2E DEEL VAN UITSET BUFFER
1500 BEHEER,14
1510 RESULT,RCI+1,2]
1520 PRINT "R";
1530 NEXT I

```

```

1540 PRINT
1550 PRINT "LEES RESULTATE"
1560 PRINT
1570 PRINT " TOETS-RESULTATE JAK(-1),NEE(0)";
1580 INPUT I2
1590 ON I2+2 THEN GOTO 1600, 1970
1600 PRINT "TOETS-RESULTATE"
1610 LET Q=M-11
1620 PRINT "EERSTE WOORD (>-10), LAASTE WOORD (<"&Q;"&")";
1630 INPUT N,P
1640 IF P>M-10 THEN GOTO 1620
1650 REM R$(12)=WOORD
1660 LET N=N+10
1670 FOR J=N TO P+10
1680   LET A=DCJ,1]
1690   GOSUB 2050
1700   LET R1$=R$
1710   LET A=DCJ,2]
1720   GOSUB 2050
1730   LET R2$=R$
1740   LET A=RC2*J,1]
1750   GOSUB 2050
1760   LET R3$=R$
1770   LET A=RC2*J,2]
1780   GOSUB 2050
1790   LET R4$=R$
1800   LET A=RC2*J+1,1]
1810   GOSUB 2050
1820   LET R5$=R$
1830   LET A=RC2*J+1,2]
1840   GOSUB 2050
1850   LET R6$=R$
1860   IF J<11 THEN GOTO 1890
1870   IF J>M-10 THEN GOTO 1890
1880   PRINT J-10;
1890   PRINT TAB(6);" ";R1$[9,9];" ";R1$[10,12];" ";
1900   PRINT R2$[1,3];" ";R2$[4,6];" ";R2$[7,9];" ";R2$[10,12];
1910   PRINT " ";R4$[5,12]
1920   PRINT TAB(6);" ";R1$[9,9];" ";R1$[10,12];" ";
1930   PRINT R2$[1,3];" ";R2$[4,6];" ";R2$[7,9];" ";R2$[10,12];
1940   PRINT " ";R6$[5,12]
1950 NEXT J
1960 PRINT
1970 OPEN FILEC1,1],F1$
1980 MAT WRITE FILEC1],R
1990 CLOSE FILEC1]

```



```

2000 PRINT "HERTOETS (-1), NUWE STROOMBAAN (0)";
2010 INPUT I2
2020 ON I2+2 THEN GOTO 1050, 2030
2030 NEXT Y
2040 GOTO 0970
2050 REM DEC NA BIN ROETINE
2060 REM P1=WOORD, P2=MASKER, P3=RESULTAAT
2070 LET F3=0
2080 LET P2=2048
2090 LET P1=A
2100 FOR N1=1 TO 12
2110   BIAND, P1, P2, P3
2120   IF P3=0 THEN GOTO 2150
2130   LET R#[N1, N1]="1"
2140   GOTO 2160
2150   LET R#[N1, N1]="0"
2160   LET P2=(P2/2)
2170 NEXT N1
2180 RETURN
2190 REM DEC NA OCT ROETINE
2200 IF A>-.5 THEN GOTO 2220
2210 LET A=4096+A-1E-8
2220 LET A=INT(A+.5)
2230 LET A1=0=A2
2240 LET A2=A2+(A-INT(A/8)*8)*10^A1
2250 LET A=INT(A/8)
2260 LET A1=A1+1
2270 IF A><0 THEN GOTO 2240
2280 RETURN
2290 REM OCT NA DEC ROETINE
2300 REM IN =A EN UIT = A2
2310 LET A1=0=A2
2320 LET A2=A2+(A-INT(A/10)*10)*8^A1
2330 LET A=INT(A/10)
2340 LET A1=A1+1
2350 IF A><0 THEN GOTO 2320
2360 RETURN
2370 GOTO 0390
2380 END

```

\*