

**AN SRAM SYSTEM BASED ON A REDUCED-AREA FOUR-TRANSISTOR
CMOS SRAM CELL**

by

Stephan Joseph De Beer

Submitted in partial fulfillment of the requirements for the degree

Master of Engineering (Electronic Engineering)

in the

Faculty of Engineering

UNIVERSITY OF PRETORIA

July 2002

ABSTRACT

Keywords: SRAM systems, reduced-area SRAM cell, SRAM static noise margins, threshold voltage reference, constant transconductance biasing, low-impedance driver, analogue design, clamped bit line latching current sense amplifier, current transporting circuit, asynchronous control.

The traditional method of implementing SRAM in CMOS is via a six-transistor cell and five routing lines. If the number of transistors and the number of wires could be reduced, the packing density of the memory cells could be increased, and the area reduced.

This document describes the design of an SRAM system based on a new four-transistor SRAM cell. The primary design goal was to create a functional system, so that the relationship between reduced cell area and a potentially reduced system area could be investigated.

A new write method and associated array structure has been used, and the design of the system parameters was accomplished using static noise margin theory. The power dissipation and percentage reduction in cell area have been improved over previous designs.

The circuits to achieve the access to the cell have been designed and simulated. These include low-impedance driver circuits, that allow the power supply of the cell's devices to be individually modified to read and write the cell, and a current sense amplifier system to convert the output current to a digital voltage. These circuits allow complete and accurate control to be achieved, but a price is paid for the complexity in terms of layout area. The SRAM system emulates a standard SRAM, and could therefore be used to replace current SRAM implementations.

The design was simulated on a system level, and found to operate correctly. Although it is outperformed by its six-transistor cell counterpart in terms of power dissipation, speed and layout area, the groundwork for defining further research and improving the characteristics of further designs has been laid.

UITTREKSEL

Sleutelwoorde: Statiese lees skryf geheue (SLSG) stelsels, verminderde-area SLSG sel, SLSG statiese ruisgrense, drempelspanningsverwysing, konstante transkonduktansie-voorspanning, lae-impedansie drywer, analoog ontwerp, geklampte bislyn gegrendelde stroom-monster versterker, stroom oordrag netwerk, asinkrone beheer.

Die tradisionele implementering van statiese geheue in CMOS geskied deur middel van 'n ses-transistor geheuesel wat vyf elektriese verbindinge het. Indien die aantal transistors en lyne verminder kan word, sou dit moontlik wees om die pakkingsdigtheid van die geheueselle te verhoog en die oppervlakte te verklein.

Hierdie dokument beskryf die ontwerp van 'n stelsel wat op 'n nuwe vier-transistor sel gebaseer is. Die primêre ontwerpsdoel was om 'n funksionele stelsel te skep sodat die verband tussen verminderde seloppervlakte en 'n potensieël verminderde stelseloppervlakte ondersoek kon word.

'n Nuwe metode om die sel te skryf binne 'n raamwerk van 'n matriks-struktuur is gebruik, en die ontwerp van stelselparameters is deur middel van statiese ruisgrensanalise gedoen. Die drywingdissipasie en die persentasie vermindering in seloppervlakte is verbeter in vergelyking met vorige ontwerpe.

Stroombane wat nodig is om die sel te beheer is ontwerp en gesimuleer. Dit sluit lae-impedansie drywers in, wat toelaat dat die toevoerspanning van die sel se nodes onafhanklik varieer kan word vir die doeleindes van lees en skryf. 'n Stroomsensor is ook ontwerp om die uitsetstroom van die sel na 'n digitale spanning te verander. Hierdie stroombane laat korrekte en volledige beheer toe, maar die prys word in terme van oppervlakte betaal. Na buite lyk die stelsel soos enige standaard statiese geheue stelsel, en kan dus gebruik word om huidige implementerings te vervang.

Die ontwerp is op stelselvlak gesimuleer en funksioneer korrek. Dit kompeteer egter nie met 'n ekwivalente ses-transistor stelsel in terme van drywingdissipasie, spoed en oppervlakte nie. Dit het egter die beginsels vir opvolgende navorsing en 'n volgende ontwerpsiterasie gedefinieer.

CONTENTS

1. Introduction.....	1
1.1 Summary of Related Work	2
1.2 Contributions of this Study	3
1.3 Dissertation Outline.....	4
2. Four-Transistor SRAM Cell.....	5
2.1 Introduction	5
2.2 Background	5
2.2.1 Six-Transistor SRAM Cell	5
2.2.2 Four-Transistor SRAM Cell.....	6
2.3 Problem Definition.....	11
2.4 Cell Operation.....	14
2.4.1 Cell in Retention Mode.....	14
2.4.2 The Read Cycle	15
2.4.3 The Write Cycle	17
2.4.4 Limitations of the Write Cycle.....	21
2.5 Alternative Write Cycle.....	24
2.6 Alternative Array Structure	26
2.7 Cell Design.....	28
2.7.1 Device Ratio.....	29
2.7.2 Noise Margins of Logic Circuits.....	30

2.7.3 Static-Noise Margin of the Four-Transistor SRAM Cell.....	31
2.7.4 Design of Voltage Deviations.....	33
2.7.5 Effects of Temperature	37
2.8 Transient Simulations.....	38
2.9 Experimental Verification	42
2.10 Six-Transistor SRAM Cell Comparison.....	48
2.10.1 Noise Margin of the Six-Transistor SRAM Cell	49
2.10.2 Six-Transistor SRAM Cell Design	51
2.10.3 Transient Simulations	53
2.11 Comparison between the Four- and Six-Transistor Cells	54
2.11.1 Speed	54
2.11.2 Power Dissipation	55
2.11.3 Cell Area	55
2.12 Conclusion.....	58
3. Source Driver Circuits.....	59
3.1 Introduction	59
3.2 Fundamental Principles.....	59
3.3 D/I-O-Line Driver Circuit.....	61
3.3.1 Overview.....	61
3.3.2 Line Capacitance	62
3.3.3 Currents	64
3.3.4 Switching Circuit	64

3.3.5 Voltage Reference Circuit.....	68
3.3.6 Low-Impedance Driver Circuit.....	74
3.3.7 Operational Amplifier	79
3.3.8 D/O-Line Driver Circuit Simulation	82
3.4 RW-Line Driver.....	85
3.4.1 Overview.....	85
3.4.2 Line Capacitance	86
3.4.3 Currents	86
3.4.4 Switching Circuit	87
3.4.5 Voltage Reference Circuit.....	89
3.4.6 Low-Impedance Driver Circuit.....	91
3.4.7 Operational Amplifier	92
3.4.8 RW-Line Driver Simulation.....	94
3.5 CL-Line Driver.....	96
3.5.1 Overview.....	96
3.5.2 Line Capacitance	96
3.5.3 Currents	97
3.5.4 Circuit Design.....	97
3.5.5 CL-Line Driver Simulation.....	98
3.6 Cell Control Simulation.....	99
3.7 Layouts	103
3.8 Conclusion	107

4. Current Sense Amplifier.....	108
4.1 Introduction	108
4.2 Sensing SRAM Cells.....	108
4.2.1 Voltage Sense Amplifier System.....	108
4.2.2 Current Sense Amplifier Systems	109
4.3 Current Sense Amplifier Design.....	116
4.3.1 Reference Current	117
4.3.2 Current Switching.....	118
4.3.3 Current Conveyor and Loads.....	121
4.3.4 Clamped Bit Line Sense Amplifier.....	123
4.4 Simulation	124
4.5 Layout.....	127
4.6 Conclusion	130
5. SRAM System Based on the Four-Transistor Cell.....	131
5.1 Introduction	131
5.2 SRAM Interface and Cycles	132
5.2.1 SRAM Control Signals	132
5.2.2 SRAM Read Operation	132
5.2.3 SRAM Write Operation	133
5.2.4 SRAM Timing.....	134
5.3 The SRAM System.....	135
5.3.1 Global System.....	135

5.3.2 Sense Amplifier.....	138
5.3.3 Memory Bank.....	139
5.3.4 Read Control.....	141
5.3.5 Write Control.....	145
5.4 Simulation	148
5.4.1 Timing Specifications	151
5.4.2 Power Dissipation	153
5.5 Layout	157
5.6 Comparison to a Six-Transistor System.....	160
5.7 Conclusion	162
6. Conclusion	164
6.1 What was Given?.....	164
6.2 What was the Aim?	164
6.3 What has been Accomplished ?.....	164
6.4 What can be Learned from This?.....	165
6.5 What is the Next Step?	166
References	168
Addendum A: C-Code for Noise Margin Analysis.....	172
A.1 Four-Transistor Cell Noise Margin Analysis	172
A.2 Six-Transistor Cell Noise Margin Analysis.....	177
Addendum B: Layout Legend.....	181
Addendum C: Circuit Diagrams.....	182