

A MULTI-DIMENSIONAL SPREAD SPECTRUM TRANSCEIVER

by

Saurabh Sinha

Submitted in partial fulfilment of the requirements for the degree

Philosophiae Doctor (Electronic Engineering)

in the

Faculty of Engineering, Built Environment & Information Technology

UNIVERSITY OF PRETORIA

October 2008

A MULTI-DIMENSIONAL SPREAD SPECTRUM TRANSCEIVER BY SAURABH SINHA

Supervisor: Prof. M Du Plessis

Co-Supervisor: Prof. LP Linde

Department of Electrical, Electronic & Computer Engineering

Degree: PhD (Electronic Engineering)

The research conducted for this thesis seeks to understand issues associated with integrating a direct spread spectrum system (DSSS) transceiver on to a single chip. Various types of sequences, such as Kasami sequences and Gold sequences, are available for use in typical spread spectrum systems. For this thesis, complex spreading sequences (CSS) are used for improved cross-correlation and autocorrelation properties that can be achieved by using such a sequence.

While CSS and DSSS are well represented in the existing body of knowledge, and discrete bulky hardware solutions exist – an effort to jointly integrate CSS and DSSS on-chip was identified to be lacking. For this thesis, spread spectrum architecture was implemented focussing on sub-systems that are specific to CSS. This will be the main contribution for this thesis, but the contribution is further appended by various RF design challenges: high-speed requirements make RF circuits sensitive to the effects of parasitics, including parasitic inductance, passive component modelling, as well as signal integrity issues.

The integration is first considered more ideally, using mathematical sub-systems, and then later implemented practically using complementary metal-oxide semiconductor (CMOS) technology. The integration involves mixed-signal and radio frequency (RF) design techniques – and final integration involves several specialized analogue sub-systems, such as a class F power amplifier (PA), a low-noise amplifier (LNA), and LC voltage-controlled oscillators (VCOs). The research also considers various issues related to on-chip inductors, and also considers an active inductor implementation as an option for the VCO. With such an inductor a better quality factor is achievable. While some conventional sub-system design techniques are deployed, several modifications are made to adapt a given sub-system to the design requirements for this thesis. The contribution of the research lies in the circuit level modifications done at sub-system level aimed towards eventual integration. For multiple-access communication systems, where a number of independent users are required to share a common channel, the transceiver proposed in this thesis, can contribute towards improved data rate or bit error rate.

The design is completed for fabrication in a standard 0.35- μm CMOS process with minimal external components. With an active chip area of about 5 mm², the simulated transmitter consumes about 250 mW & the receiver consumes about 200 mW.

Keywords: complementary metal-oxide semiconductor (CMOS), spread spectrum (SS), complex spreading sequences (CSS), delay locked loop (DLL), Costa's loop, voltage controlled oscillator (VCO), mixer, on-chip inductors, class F power amplifier (PA).

‘N MULTIDIMENSIONELE SPREISPEKTRUM-SENDER-ONTVANGER DEUR SAURABH SINHA

Toesighouer: Prof. M Du Plessis

Medetoesighouer: Prof. LP Linde

Departement Elektriese, Elektroniese en Rekenaaringenieurswese

Graad: PhD (Elektroniese Ingenieurswese)

Die navorsing wat vir hierdie tesis onderneem is, beoog om kundigheid op te bou aangaande die kwessies wat met die integrasie van ‘n direkte spreispektrumstelsel (DSSS) sender-ontvanger op ‘n enkele skyfie verband hou. Verskeie tipes sekwensies, soos byvoorbeeld Kasami- en Gold-sekwensies, is vir gebruik in tipiese spreispektrumstelsels beskikbaar. Vir hierdie tesis is komplekse spreisekwensies (KSS) gebruik vir verbeterde kruis- en outokorrelasie-eienskappe wat bereik kan word deur so ‘n sekwensie te gebruik.

Alhoewel DSSS en KSS reeds welbekend is, en diskrete hardeware oplossings reeds bestaan, is die vraag na gesamentlike geïntegreerde DSSS en KSS op een vlokke geïdentifiseer. Vir hierdie tesis is spreispektrumargitektuur aangewend met die klem op KSS substelsels. Dit is dan ook die belangrikste bydrae van hierdie tesis, maar die bydrae gaan verder gepaard met verskeie RF-ontwerpuitdagings: hoëspoed-vereistes maak RF-stroombane sensitief vir die uitwerking van parasitiese komponente, met inbegrip van parasitiese induktansie, passiewe komponentmodellering en ook seinintegriteitskwessies.

Die integrasie word eerstens meer idealisties oorweeg deur wiskundige substelsels te gebruik en dan later prakties te implementeer deur komplementêre metaaloksied-halfgeleiertegnologie (CMOS) te gebruik. Die integrasie behels gemengdesein- en radiofrekwensie(RF)-ontwerptechnieke – en finale integrasie behels verskeie gespesialiseerde analoë substelsels soos ‘n klas F-kragversterker (KV), ‘n laeruis-versterker (LRV), en LC-spanningbeheerde ossileerders (SBO’s). Die navorsing oorweeg ook verskeie kwessies in verband met op-skyfie induktors en oorweeg ook ‘n aktiewe induktorimplementering as ‘n opsie vir die SBO. Met sodanige induktor is ‘n beter kwaliteitsfaktor haalbaar. Hoewel enkele konvensionele substelsel-ontwerptechnieke aangewend word, word daar verskeie wysigings aangebring om ‘n gegewe substelsel by die ontwerpvereistes vir hierdie tesis aan te pas. Die bydrae van die navorsing is hoofsaaklik die stroombaanmodifikasies wat gedoen is op substelselvlak om integrasie te vergemaklik. Vir veelvoudige-toegang kommunikasiestelsels waar ‘n aantal onafhanklike



gebruikers dieselfde seinkanaal moet deel, kan die sender-ontvanger voorgestel in hierdie tesis meewerk om die datatempo en fouttempo te verbeter.

Die ontwerp is voltooi vir vervaardiging in 'n standaard 0.35- μm CMOS-proses met minimale eksterne komponente. Met 'n aktiewe skyfie-oppervlakte van ongeveer 5 mm², verbruik die gesimuleerde sender ongeveer 250 mW en die ontvanger verbruik ongeveer 200 mW.

Sleutelwoorde: komplementêre metaaloksied-halfgeleier (CMOS), spreispektrum (SS), komplekse spreisekwensies (KSS), vertragingluitlus (VSL), Costa se lus, spanningsbeheerde ossilleerder (SBO), menger, op-skyfie induktors, klas F-kragversterker (KV).

The research work of this thesis would not be possible without the kind co-operation and support of many friends, students, and colleagues. I would like to acknowledge and extend my appreciation to all those that have contributed indirectly or directly to the research conducted in this thesis. The following names are worthy of a special mention:

- ▶ Prof. Monuko du Plessis for his technical guidance as the research supervisor,
- ▶ Prof. Louis Linde for his initiative towards the broader area of research, and serving as the research co-supervisor, and
- ▶ Prof. Wilhelm Leuschner for allowing me time (as my boss) to conduct this research.

I would also like to acknowledge the excellent resources (human and financial) provided by the Carl & Emily Fuchs Institute for Microelectronics (CEFIM), University of Pretoria. During the course of this thesis, I have also had the opportunity to serve on several IEEE committees (both at the level of Region 8 and the South Africa Section). Due to the time required for this thesis, I reduced the time that I normally spent as a volunteer, yet received immense support from some IEEE volunteers in our Section, some names that come to thought: Prof. Gerhard Hancke, Prof. Nico Beute, Prof. Tinus Pretorius, Dr Edward Chikuni, and Jacques van Wyk.

I would also like to extend a very special thanks to my RFIC microelectronics research group whose work also contributed to my own academic development; in particular I would like to thank Mladen Božanić, Calvin Coetzee, Simon Ross, Neil Naudé, John Meyer, and Tinu Elenjical.

I would also like to extend my gratitude to my parents (Pramod & Sudha Sinha) and friends for their kind support and understanding as this thesis was concluded. In particular, I would like to acknowledge my close friends, Jaco du Preez and Rina Mostert & colleagues, Jannes Venter, Johan Schoeman, Maryna Bekker, Marí Ferreira, Tilla Loubser, and Prof. Johan Hanekom.

TABLE OF CONTENTS

| | |
|--|-----------|
| 1 INTRODUCTION | 1 |
| 1.1 Background to the research | 1 |
| 1.2 Justification for research | 5 |
| 1.3 Methodology | 7 |
| 1.4 Outline of this thesis | 11 |
| 1.5 List of publications | 11 |
| | |
| 2 SYSTEM ANALYSIS AND DESIGN | 14 |
| 2.1 Direct sequence spread spectrum (DSSS) | 14 |
| 2.2 System analysis | 17 |
| 2.2.1 BPSK based system analysis | 17 |
| 2.2.2 QPSK based system analysis | 22 |
| 2.3 Developing the system specifications | 35 |
| 2.3.1 System inputs | 35 |
| 2.3.2 System outputs | 36 |
| 2.3.3 Major subsystem specifications | 36 |
| 2.4 System level simulation | 38 |
| 2.4.1 BPSK based system modelling and simulation | 38 |
| 2.4.2 QPSK based system modelling and simulation | 45 |
| | |
| 3 ANALOGUE SUB-SYSTEMS DESIGN | 56 |
| 3.1 CMOS process parameters | 56 |
| 3.2 MOSFET summary | 58 |
| 3.3 Bias network design | 61 |
| 3.4 Amplifier design | 69 |
| 3.5 Mixer design | 78 |
| 3.6 LNA design | 91 |
| 3.7 Active Inductor design | 97 |
| 3.8 Integrate and dump | 105 |
| 3.9 Comparator | 109 |



| | |
|--|------------|
| 3.10 Phase detector | 113 |
| 3.11 Summing circuit | 120 |
| 3.12 High-frequency buffer | 122 |
| 3.13 Filter design | 125 |
| 3.14 Sequence processing circuit | 126 |
| 3.15 Power amplifier | 126 |
| CHAPTER 4: DIGITAL AND MIXED SUB-SYSTEMS DESIGN | 147 |
| 4.1 Digital sub-systems | 147 |
| 4.1.1 Bidirectional transmission gate | 147 |
| 4.1.2 Logic gate – inverter | 148 |
| 4.1.3 Logic gate – NAND | 150 |
| 4.1.4 Logic gate – NOR | 150 |
| 4.1.5 D-Type flip-flop (FF) | 151 |
| 4.1.6 Counter | 152 |
| 4.1.7 Parallel-to-serial (P/S) converter | 154 |
| 4.1.8 Serial-to-parallel (S/P) converter | 154 |
| 4.1.9 Clock recovery | 154 |
| 4.1.10 Error correction | 156 |
| 4.2 Mixed circuit sub-systems | 160 |
| 4.2.1 Sequence mixer | 160 |
| 4.2.2 Digital buffer | 160 |
| CHAPTER 5: SYSTEM INTEGRATION | 162 |
| 5.1 Simulation results for the integrated system | 162 |
| 5.2 Qualification test protocol | 167 |
| 5.2.1 Carrier frequency of the transmitted signal | 168 |
| 5.2.2 Transmitted bandwidth | 168 |
| 5.2.3 Transmitter power | 169 |
| 5.2.4 Receiver sensitivity | 170 |
| 5.2.5 Bit error rate test | 171 |
| 5.2.6 CDLL BER | 174 |
| 5.2.7 Power dissipation | 176 |

| | |
|--|------------|
| 5.3 Prototyping of design | 177 |
| 5.3.1 Design submission to Europractice | 177 |
| 5.3.2 Packaging & test printed circuit board (PCB) | 178 |
| 5.3.3 High-frequency equipment and test-bench | 179 |
| 5.4 Practical measurements | 180 |
| | |
| CHAPTER 6: CONCLUSION | 185 |
| 6.1 Technical summary and contribution | 185 |
| 6.2 Future research work | 190 |
| | |
| REFERENCES | 191 |
| | |
| APPENDIX A: OP-AMP DESIGN | 199 |
| | |
| APPENDIX B: CHIP PHOTOGRAPHS | 206 |

LIST OF ABBREVIATIONS

| | |
|---------|---|
| AC | Auto-correlation |
| AMS | austriamicrosystems |
| BER | Bit error rate |
| BERT | Bit error ratio test |
| BJT | Bipolar junction transistor |
| BPF | Band-pass filter |
| BPSK | Binary phase-shift keying |
| BTS | Base transceiver station |
| BUF | Buffer |
| CC | Cross-correlation |
| CDLL | Complex delay lock loop |
| CDMA | Code division multiple access |
| CEFIM | Carl and Emily Fuchs Institute for Microelectronics |
| CLK | Clock |
| CMOS | Complementary metal-oxide semiconductor |
| CMRR | Common-mode rejection ratio |
| CSS | Complex spreading sequences |
| DA | Differential amplifier |
| DDC-CRL | Decision directed Costas carrier recovery loop |
| DRC | Design rule check |
| DSSS | Direct sequence spread spectrum |
| FET | Field-effect transistor |
| FF | Flip-flop |
| FHSS | Frequency hopping spread spectrum |
| FM | Frequency modulation |
| FPGA | Field programmable graphics array |
| FU | Functional Unit |
| GCL | Generalized chirp-like |
| IF | Interface |
| IR | Infrared |
| LNA | Low-noise amplifier |



| | |
|-------|---|
| LO | Local oscillator |
| LPF | Low pass filter |
| LPI | Low probability of intercept |
| LVS | Layout versus Schematic |
| MN | Matching network |
| MS | Mobile station |
| MTLL | Mean time to lose lock |
| MUI | Multi-user interference |
| NDA | Non-disclosure agreement |
| NF | Noise figure |
| NIC | Negative impedance converter |
| NRZ | Non-return-to-zero |
| P/S | Parallel-to-Serial |
| PA | Power amplifier |
| PCB | Printed circuit board |
| PCM | Pulse code modulation |
| PD | Phase detector |
| PN | Pseudonoise |
| PRBS | Pseudo random binary sequence |
| PSD | Power spectral density |
| QPSK | Quadrature phase-shift keying |
| RMS | Root-mean square |
| RUF | Root-of-unity filtered |
| S/P | Serial-to-parallel |
| SNR | Signal-to-noise ratio |
| SPICE | Simulation program with integrated circuit emphasis |
| VCO | Voltage controlled oscillator |
| VLSI | Very large-scale integration |