

DESIGN AND MANUFACTURE OF NANOMETRE- SCALE SOI LIGHT SOURCES

by

Alfons Willi Bogalecki

Submitted in partial fulfilment of the requirements for the degree

Master of Engineering (Microelectronics)

in the

Faculty of Engineering, Built Environment and Information Technology

University of Pretoria

Pretoria

31 August 2009

SUMMARY

Keywords: Electron-beam lithography, Impurity redistribution, Nanometre-scale SOI, Quantum confinement, Silicon electroluminescence, Silicon infrared light emission, Silicon light source, SOI buried oxide light reflection, SOI light sources, SOI wafer manufacture.

To investigate quantum confinement effects on silicon (Si) light source electroluminescence (EL) properties like quantum efficiency, external power efficiency and spectral emission, thin Si finger junctions with nanometre-scale dimensions were designed and manufactured in a fully customized silicon-on-insulator (SOI) semiconductor production technology.

Since commonly available photolithography is unusable to consistently define and align nanometre-scale line-widths accurately and electron-beam lithography (EBL) by itself is too time-expensive to expose complete wafers, the wafer manufacturing process employed a selective combination of photolithography and EBL.

The SOI wafers were manufactured in the clean-rooms of both the Carl and Emily Fuchs Institute for Microelectronics (CEFIM) at the University of Pretoria (UP) and the Georgia Institute of Technology's Microelectronic Research Centre (MiRC), which made a JEOL JBX-9300FS electron-beam pattern generator (EPG) available. As far as is known this was the first project in South Africa (and possibly at the MiRC) that employed EBL to define functional nanometre-scale semiconductor devices.

Since no standard process recipe could be employed, the complete design and manufacturing process was based on self-obtained equipment characterization data and material properties.

The manufacturing process was unprecedented in both the CEFIM and MiRC clean-rooms. The manufacture of nanometre-scale Si finger junctions not only approached the manufacturing limits of the employed processing machinery, but also had to overcome undesirable physical effects that in larger-scale semiconductor manufacture usually are negligible. The device design, mask layout and manufacturing process therefore had to incorporate various material, equipment limitation and physical phenomena like impurity redistribution occurring during the physical manufacturing process.

Although the complicated manufacturing process allowed many unexpected problems to occur, it was expected that at least the simple junction breakdown devices be functional and capable of delivering data regarding quantum confinement effects.

Although due to design and processing oversights only 29 out of 505 measured SOI light sources were useful light emitters, the design and manufacture of the SOI light sources was successful in the sense that enough SOI light sources were available to conduct useful optical characterization measurements.

In spite of the fact that the functional light sources did not achieve the desired horizontal (width) confinement, measured optical spectra of certain devices indicate that vertical (thickness) confinement had been achieved.

All spectrometer-measured thickness-confined SOI light sources displayed a pronounced optical power for $600 \text{ nm} < \lambda < 1 \mu\text{m}$. The SOI light source with the highest optical power output emitted about 8 times more optical power around $\lambda = 850 \text{ nm}$ than a $0.35 \mu\text{m}$ bulk-CMOS avalanche light-source operating at the same current. Possible explanations for this effect are given.

It was shown that the buried oxide (BOX) layer in a SOI process could be used to reflect about 25 % of the light that would usually be lost to downward radiation back up, thereby increasing the external power efficiency of SOI light sources.

This document elaborates on the technical objectives, approach, chip and process design, physical wafer manufacture, production process control and measurement of the nanometre-scale SOI light sources.

Opsomming

Sleutelwoorde: Elektronstraal litografie, Kwantumbeperking, Nanometer-skaal SOI, Onsuiwerheid herdistribusie, Silikon elektroluminensie, Silikon infrarooi lig uitstraling, Silikon ligbron, SOI begraafde oksied lig refleksie, SOI lig bronne, SOI skyf vervaardiging.

Om kwantumbeperkingseffekte op silikon (Si) ligbron elektroluminensie (EL) eienskappe soos kwantum effektiwiteit, eksterne drywing effektiwiteit en spektrale emissie te ondersoek, is 'n dun Si vinger koppelvlakke met nanometer-skaal dimensies ontwerp en vervaardig in 'n ten volle pasgemaakte silikon-op-isolator (SOI) halfgeleier vervaardigstegnologie.

Omdat die huidig beskikbare fotolitografie onbruikbaar is om herhaaldelik nanometer-skaal lyn-wydtes akkuraat te definieer, en elektron-straal litografie (ESL) alleen te tydsam is om hele skywe te belig, moes die vervaardigingsproses van 'n selektiewe kombinasie van fotolitografie en ESL gebruik maak.

Die SOI skywe is vervaardig in die skoonkamers van beide die Carl en Emily Fuchs Instituut vir Mikroëlektronika (CEFIM) by die Universiteit van Pretoria (UP) en die Georgia Instituut van Tegnologie se Microelectronic Research Centre (MiRC), wat 'n JEOL JBX-9300FS elektronstraal patroongenerator (EPG) beskikbaar gemaak het. Sovêr bekend, was hierdie die eerste projek in Suid Afrika (en moontlik by die MiRC) waar ESL gebruik was om werkende nanometer-skaal halfgeleier komponente te vervaardig.

Omdat geen standaardproses gebruik kon word nie, moes die ontwerp en vervaardigingsproses op empiriese toerustingkarakteriseringsdata en materiaaleienskappe gebaseer word.

Die ingewikkelde vervaardiging van die nanometerskaal Si koppelvlakke was ongeëwenaard in die CEFIM en MiRC skoonkamers en het nie net die vervaardigingslimiete van die gebruikte prosesapparat benader nie, maar moes ook ongewenste fisiese effekte wat in grootskaal-halfgeleier vervaardiging normaalweg ignoreer word, oorkom. Die komponentontwerp, maskeruitleg en vervaardigingsproses moes dus verskeie materiaal effekte, toerustingbeperkings en fisiese verskynsels soos onsuiwerheid herdistribusie wat gedurende die fisiese vervaardigingsproses gebeur in ag neem.

Alhoewel die komplekse vervaardigingsproses baie onverwagte probleme geopenbaar het, is verwag dat ten minste die eenvoudige koppelvlak avalanche komponente funksioneel sou wees en data oor kwantumbeperking sou oplewer.

Alhoewel weens ontwerp- en prosesseringsfoute net 29 van die 505 gemete SOI komponente bruikbare ligbronne was, was die ontwerp en vervaardiging van die SOI ligbronne steeds suksesvol in die sin dat genoeg SOI ligbronne beskikbaar was om bruikbare optiese karakterisering te doen.

Ten spyte daarvan dat die funksionele ligbronne nie die gewenste horisontale beperking bereik het nie, het optiese metings van sekere komponente gewys dat die vertikale kwantumbeperking behaal is.

Al die SOI ligbronne het 'n sterk optiese drywing in die bereik $600 \text{ nm} < \lambda < 1 \mu\text{m}$ gewys. Die SOI ligbron met die hoogste optiese drywing het ongeveer 8 keer meer optiese drywing uitgestraal by $\lambda = 850 \text{ nm}$ as 'n $0.35 \mu\text{m}$ CMOS ligbron by dieselfde stroom. Moontlike redes vir hierdie effek is gegee.

Daar is gewys dat die begraafde oksied (BOX) in 'n SOI proses gebruik kan word om ongeveer 25 % van die lig wat normaalweg deur afwaartse straling verloor word weer na bo te reflekter en daardeur die eksterne drywingseffektiwiteit van SOI ligbronne te verbeter.

Omdat hierdie eerste iterasie kwantumbeperkte ligbronne belowende resultate gewys het, is 'n volgende ontwikkelingsfase beplan. Resultate van hierdie werk kan aangewend word om selfs dunner SOI ligbronne te vervaardig.

Hierdie dokument beskryf die tegniese doel, benadering, vlokkie- en prosesontwerp, fisiese skyf vervaardiging, produksie proseskontrole en meting van die nanometer-skaal SOI ligbronne.

Acknowledgment

This technology was researched at the Carl and Emily Fuchs Institute for Microelectronics (CEFIM) in the Department of Electrical, Electronic and Computer Engineering at the University of Pretoria (UP) in South Africa with financial support from INSiAVA (Pty) Ltd.

The author would like to thank his INSiAVA technical team colleagues Prof. M. du Plessis and Mr. J Venter for their invaluable help in this work.

The author would like to thank the Georgia Institute of Technology's Microelectronic Research Centre (MiRC) staff for help and usage of their clean-room and especially Devin Brown for spending many hours operating their JEOL JBX-9300FS EPG.

The author would also like to thank Dr. A. Botha at the UP Microscopy and Microanalysis laboratory for making the Zeiss Ultra Plus Scanning Electron Microscope (SEM) available.

The experienced support of Mrs. P. Grovè, the clean-room technician at CEFIM, with all processing steps performed in the CEFIM clean-room is also highly appreciated.

LIST OF ABBREVIATIONS

BOE	Buffered Oxide Etch
BOX	Buried Oxide
CEFIM	Carl and Emily Fuchs Institute for Microelectronics
CCD	Charge-Coupled Device
CMOS	Complementary Metal-Oxide-Semiconductor
CVD	Chemical Vapour Deposition
DRC	Design Rule Check
EBL	Electron-Beam Lithography
EL	Electroluminescence
EPE	External Power Efficiency
FOX	Field Oxide
GT	Georgia Tech (Georgia Institute of Technology)
HF	Hydrofluoric (Acid)
IC	Integrated Circuit
ICP	Inductively-Coupled Plasma
IPA	Iso-Propanol Alcohol
IR	Infrared
MiRC	Microelectronic Research Centre (at the Georgia Institute of Technology)
NTED	Near-To-Eye Display
PECVD	Plasma-Enhanced Chemical Vapour Deposition
PL	Photoluminescence
PR	Photolithographic Resist
RIE	Reactive Ion Etching
SEM	Scanning Electron Microscope
SOI	Silicon on Insulator
UV	Ultraviolet

TABLE OF CONTENTS

1. Introduction	1
1.1. Problem Statement	1
1.2. Quantum Confinement	3
1.3. Objective	4
1.4. Approach	5
2. Silicon Background	6
2.1. Semiconductor Properties	6
2.1.1. Resistivity	6
2.1.2. Intrinsic Carrier Concentration	7
2.1.3. Junction Built-in Potential	7
2.1.4. Energy Band Structure	8
2.1.5. Impact Ionization	9
2.1.6. Critical Electric Field	11
2.1.7. Avalanche Breakdown	12
2.1.8. Depletion Region Width	13
2.1.9. Punch-through	14
2.1.10. Reach-through	19
2.2. Optical Properties	21
2.2.1. Electroluminescence	21
2.2.1.1. Radiative Recombination	21
2.2.1.2. Integrated Light Source Efficiency	22
2.2.1.2.1 Quantum Conversion Efficiency	22
2.2.1.2.2 External Power Efficiency	22
2.2.1.3. CMOS Light Source	23
2.2.1.4. Carrier Injection	24
2.2.2. Refractive Indices and Extinction Coefficients	26
2.2.2.1. Silicon	26
2.2.2.2. Silicon Dioxide and Silicon Nitride	29
2.2.3. Optical Loss Mechanisms	30
2.2.3.1. Silicon Photon Absorption	30
2.2.3.2. Optical Transmission through Si, SiO ₂ and Si _x N _y Stacks	31
2.2.3.3. Oblique Light Incidence	38

2.3. Processing Properties	42
2.3.1. Self-limiting Thermal Oxidation	42
2.3.2. Dopant-dependant Oxidation	45
2.4. Summary	46
3. Physical and Optical Simulation	47
3.1. Impurity Redistribution during Oxidation	47
3.2. Optical Radiation Simulation	49
4. Design	50
4.1. Starting Material	50
4.2. Lithographic Patterning	51
4.3. Mask Definitions	52
4.4. Design Rules	52
4.5. SOI Light Sources	53
4.5.1. 2D-confined SOI Light Sources	53
4.5.1.1. n^+p Finger Junction Avalanche Light Sources	53
4.5.1.2. n^+pn^+ Punch-through Light Sources	56
4.5.1.3. Carrier-injection Light Sources	59
4.5.1.3.1 Opposite-injectors	59
4.5.1.3.2 Side-injectors	63
4.5.2. 1D-confined Comparison Light Sources	66
4.5.2.1. n^+p Avalanche Light Sources	66
4.5.2.2. n^+pn^+ Punch-through Light Sources	67
4.6. Process Monitor Resistors	68
4.7. Alignment Markers	71
4.8. Overall Layout	72
4.8.1. Chip1	72
4.9. Photo-mask Layout	74
5. Manufacture	75
5.1. Si Thinning	77
5.2. Blanket B Implant	81
5.3. Si Island Definition	84
5.4. As Implant	86
5.5. Finger Definition	91

5.6. Finger Thinning Oxidation	96
5.7. Metallization	106
6. Measurements	112
6.1. Electrical Probing and Device Selection	112
6.2. Optical Characterization	117
7. Conclusion	124
8. References	125
Addendum A : Physical Constants	134
Addendum B : Spectrometer	135
B.1. Spectrometer Details	135
B.2. Spectrometer Calibration	136
Addendum C : Design Rules	137
C.1. Si Island	137
C.2. Finger Spacing (EBL)	137
C.3. Oxidation (Photo)	137
C.4. Oxidation (EBL)	137
C.5. As (Photo)	137
C.6. As (EBL)	138
C.7. Contact	138
C.8. Metal	138
Addendum D : Process Characterization Data	139
D.1. Oxidation Rates	139
D.2. BOE Etch Rates	140
D.3. Unaxis PECVD Deposition Rates	141
D.4. Vision RIE Etch Rates	142
D.4.1. Summary	142
D.4.2. Silicon Recipe	142
D.4.2.1. Silicon	142
D.4.2.2. PECVD-SiO ₂	143
D.4.2.3. Nitride	143
D.4.2.4. SC1813	144
D.4.2.5. ZEP520A	144
D.4.3. Standard Oxide Recipe	145

D.4.3.1. Silicon	145
D.4.3.2. PECVD-SiO ₂	145
D.4.3.3. Thermal SiO ₂	146
D.4.3.4. Nitride	146
D.4.3.5. SC1813	146
D.4.3.6. ZEP520A	146
D.4.4. Nitride Recipe	146
D.4.4.1. Thermal SiO ₂	146
D.4.4.2. Si _x N _y	146
Addendum E : EBL Write Times	146